{"id":"https://openalex.org/W2575451574","doi":"https://doi.org/10.1109/apccas.2016.7804065","title":"FPGA implementation of hamming code for increasing the frame rate of CAN communication","display_name":"FPGA implementation of hamming code for increasing the frame rate of CAN communication","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2575451574","doi":"https://doi.org/10.1109/apccas.2016.7804065","mag":"2575451574"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7804065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021534281","display_name":"Ronnie O. Serfa Juan","orcid":"https://orcid.org/0000-0002-8551-8057"},"institutions":[{"id":"https://openalex.org/I22586776","display_name":"Cheongju University","ror":"https://ror.org/02tx4na66","country_code":"KR","type":"education","lineage":["https://openalex.org/I22586776"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Ronnie O. Serfa Juan","raw_affiliation_strings":["Electronic Engineering Department, Cheongju University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Cheongju University, Cheongju, South Korea","institution_ids":["https://openalex.org/I22586776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026028525","display_name":"Min Woo Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I22586776","display_name":"Cheongju University","ror":"https://ror.org/02tx4na66","country_code":"KR","type":"education","lineage":["https://openalex.org/I22586776"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min Woo Jeong","raw_affiliation_strings":["Electronic Engineering Department, Cheongju University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Cheongju University, Cheongju, South Korea","institution_ids":["https://openalex.org/I22586776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109837966","display_name":"Hyeong Woo","orcid":null},"institutions":[{"id":"https://openalex.org/I22586776","display_name":"Cheongju University","ror":"https://ror.org/02tx4na66","country_code":"KR","type":"education","lineage":["https://openalex.org/I22586776"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeong Woo Cha","raw_affiliation_strings":["Electronic Engineering Department, Cheongju University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Cheongju University, Cheongju, South Korea","institution_ids":["https://openalex.org/I22586776"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112365047","display_name":"Hi Seok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I22586776","display_name":"Cheongju University","ror":"https://ror.org/02tx4na66","country_code":"KR","type":"education","lineage":["https://openalex.org/I22586776"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hi Seok Kim","raw_affiliation_strings":["Electronic Engineering Department, Cheongju University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Cheongju University, Cheongju, South Korea","institution_ids":["https://openalex.org/I22586776"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021534281"],"corresponding_institution_ids":["https://openalex.org/I22586776"],"apc_list":null,"apc_paid":null,"fwci":0.8034,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76989413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"9","issue":null,"first_page":"684","last_page":"687"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7799209356307983},{"id":"https://openalex.org/keywords/cyclic-redundancy-check","display_name":"Cyclic redundancy check","score":0.7391869425773621},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6376069784164429},{"id":"https://openalex.org/keywords/hamming-code","display_name":"Hamming code","score":0.6259185075759888},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5197027325630188},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4921573996543884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4732654094696045},{"id":"https://openalex.org/keywords/code-rate","display_name":"Code rate","score":0.47247976064682007},{"id":"https://openalex.org/keywords/constant-weight-code","display_name":"Constant-weight code","score":0.46923691034317017},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4646754860877991},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45223212242126465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3876439332962036},{"id":"https://openalex.org/keywords/linear-code","display_name":"Linear code","score":0.1862516701221466},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.14596512913703918},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.14260753989219666},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1167592704296112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7799209356307983},{"id":"https://openalex.org/C137627569","wikidata":"https://www.wikidata.org/wiki/Q245471","display_name":"Cyclic redundancy check","level":3,"score":0.7391869425773621},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6376069784164429},{"id":"https://openalex.org/C73150493","wikidata":"https://www.wikidata.org/wiki/Q853922","display_name":"Hamming code","level":4,"score":0.6259185075759888},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5197027325630188},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4921573996543884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4732654094696045},{"id":"https://openalex.org/C206468330","wikidata":"https://www.wikidata.org/wiki/Q834373","display_name":"Code rate","level":3,"score":0.47247976064682007},{"id":"https://openalex.org/C197242373","wikidata":"https://www.wikidata.org/wiki/Q5163613","display_name":"Constant-weight code","level":5,"score":0.46923691034317017},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4646754860877991},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45223212242126465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3876439332962036},{"id":"https://openalex.org/C2400350","wikidata":"https://www.wikidata.org/wiki/Q1752667","display_name":"Linear code","level":4,"score":0.1862516701221466},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.14596512913703918},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.14260753989219666},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1167592704296112},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7804065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1852017723","https://openalex.org/W1941880258","https://openalex.org/W2145018257","https://openalex.org/W2341327283","https://openalex.org/W2344575973"],"related_works":["https://openalex.org/W2132157287","https://openalex.org/W2057936276","https://openalex.org/W2142218589","https://openalex.org/W2366313859","https://openalex.org/W4312609455","https://openalex.org/W2184233008","https://openalex.org/W3131618665","https://openalex.org/W3172258664","https://openalex.org/W3200628287","https://openalex.org/W2798422626"],"abstract_inverted_index":{"Controller":[0],"Area":[1],"Network":[2],"(CAN)":[3],"protocol":[4],"utilizes":[5],"Cyclic":[6],"Redundancy":[7],"Check":[8],"(CRC)":[9],"code":[10],"as":[11,37],"a":[12,128,145],"self-correcting":[13],"method":[14,117],"to":[15,27,47,76,93],"detect":[16],"and":[17,65,108,142,150],"correct":[18],"errors.":[19],"The":[20,57,99,124],"main":[21],"objective":[22],"of":[23,54,60,69,106,131],"this":[24],"algorithm":[25],"is":[26,35,118],"use":[28],"an":[29],"alternative":[30],"error":[31,152],"correction":[32],"scheme":[33],"which":[34],"called":[36],"the":[38,42,50,55,61,66,70,73,77,89,96,138],"Hamming":[39],"code,":[40],"replacing":[41],"conventional":[43],"CRC":[44],"code.":[45],"Moreover,":[46],"possibly":[48],"increase":[49,130],"CAN's":[51,132],"frame":[52,133],"rate":[53,134],"system.":[56],"bit's":[58,101],"positions":[59,102],"redundant":[62,90,100],"bits":[63,84,139],"`r'":[64],"bit":[67,79,91],"streams":[68],"frames":[71,80],"from":[72],"start-of-frame":[74],"(SOF)":[75],"control":[78],"are":[81,103],"determine.":[82],"These":[83],"will":[85,109],"be":[86,110,144],"fed":[87],"into":[88],"controller":[92],"compute":[94],"for":[95,148],"necessary":[97],"r.":[98],"in":[104,153],"power":[105],"2,":[107],"calculated":[111],"using":[112,120],"modulo-2":[113],"operation.":[114],"This":[115],"proposed":[116],"synthesized":[119],"Xilinx":[121],"Virtex-5":[122],"FPGA.":[123],"simulation":[125],"results":[126],"shows":[127],"significant":[129],"and,":[135],"it":[136],"minimizes":[137],"stuffing":[140],"payload":[141],"can":[143],"better":[146],"option":[147],"detecting":[149],"correcting":[151],"CAN":[154],"System.":[155]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}