{"id":"https://openalex.org/W2579767942","doi":"https://doi.org/10.1109/apccas.2016.7804049","title":"An accurate design approach for two-stage CMOS operational amplifiers","display_name":"An accurate design approach for two-stage CMOS operational amplifiers","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2579767942","doi":"https://doi.org/10.1109/apccas.2016.7804049","mag":"2579767942"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7804049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001185556","display_name":"Yushun Guo","orcid":"https://orcid.org/0000-0001-5568-265X"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yushun Guo","raw_affiliation_strings":["Ministry of Education, Hangzhou Dianzi Univ., Hangzhou, Zhejiang, P.R. China"],"affiliations":[{"raw_affiliation_string":"Ministry of Education, Hangzhou Dianzi Univ., Hangzhou, Zhejiang, P.R. China","institution_ids":["https://openalex.org/I50760025"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5001185556"],"corresponding_institution_ids":["https://openalex.org/I50760025"],"apc_list":null,"apc_paid":null,"fwci":0.6838,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.72527781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"27","issue":null,"first_page":"563","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7750028967857361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6292454600334167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5974840521812439},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5949647426605225},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.47472819685935974},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4651105999946594},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4587569236755371},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.43864428997039795},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4187510013580322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2654568552970886}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7750028967857361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6292454600334167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5974840521812439},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5949647426605225},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.47472819685935974},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4651105999946594},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4587569236755371},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.43864428997039795},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4187510013580322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2654568552970886},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7804049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1564201208","https://openalex.org/W1568895036","https://openalex.org/W1594863824","https://openalex.org/W2122919983","https://openalex.org/W2166282246","https://openalex.org/W3147616483"],"related_works":["https://openalex.org/W2152740599","https://openalex.org/W2162273398","https://openalex.org/W2081795747","https://openalex.org/W3142548232","https://openalex.org/W1975900776","https://openalex.org/W2105463171","https://openalex.org/W2093304652","https://openalex.org/W2132453911","https://openalex.org/W1963851171","https://openalex.org/W2109207559"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"accurate":[4,30],"design":[5,17,25,37,57,72],"approach":[6,48],"for":[7],"two-stage":[8],"CMOS":[9,61],"operational":[10],"amplifiers":[11],"developed":[12],"based":[13],"on":[14],"the":[15,21,29,36,43,52,67,70],"usual":[16],"procedure.":[18],"It":[19],"eliminates":[20],"errors":[22],"existed":[23],"in":[24,59],"results":[26],"by":[27,46],"employing":[28],"MOS":[31],"model":[32],"and":[33],"carrying":[34],"out":[35],"procedure":[38],"iteratively.":[39],"The":[40],"specifications":[41],"of":[42,69],"amplifier":[44],"designed":[45],"this":[47],"match":[49],"exactly":[50],"with":[51],"user":[53],"specified":[54],"values.":[55],"A":[56],"example":[58],"0.18\u03bcm":[60],"technology":[62],"is":[63],"given":[64],"to":[65],"illustrate":[66],"effectiveness":[68],"proposed":[71],"approach.":[73]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}