{"id":"https://openalex.org/W2578042369","doi":"https://doi.org/10.1109/apccas.2016.7804020","title":"Design optimization considering guiding template feasibility and redundant via insertion for directed self-assembly","display_name":"Design optimization considering guiding template feasibility and redundant via insertion for directed self-assembly","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2578042369","doi":"https://doi.org/10.1109/apccas.2016.7804020","mag":"2578042369"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7804020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065439030","display_name":"Shao\u2010Yun Fang","orcid":"https://orcid.org/0000-0001-6675-2676"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shao-Yun Fang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109303898","display_name":"Yun-Xiang Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Xiang Hong","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065439030"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":1.0407,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.789857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"9049","issue":null,"first_page":"526","last_page":"529"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12452","display_name":"Electrowetting and Microfluidic Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8289982080459595},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.6180505752563477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5116753578186035},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4521902799606323},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.44512224197387695},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.43664807081222534},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.42573487758636475},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.421311616897583},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3874245882034302},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3657475709915161},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.349348247051239},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3283405303955078},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.315706729888916},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2817302942276001},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21596229076385498},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15587151050567627},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.09118720889091492}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8289982080459595},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.6180505752563477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5116753578186035},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4521902799606323},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.44512224197387695},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.43664807081222534},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.42573487758636475},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.421311616897583},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3874245882034302},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3657475709915161},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.349348247051239},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3283405303955078},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.315706729888916},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2817302942276001},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21596229076385498},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15587151050567627},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.09118720889091492},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7804020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1964377386","https://openalex.org/W1976143853","https://openalex.org/W1996145581","https://openalex.org/W2034249953","https://openalex.org/W2042508550","https://openalex.org/W2044403336","https://openalex.org/W2084145289","https://openalex.org/W2112652481","https://openalex.org/W2139653724","https://openalex.org/W2154881556","https://openalex.org/W2168578526","https://openalex.org/W2169845669","https://openalex.org/W2327754145","https://openalex.org/W4234808294","https://openalex.org/W4248126276","https://openalex.org/W6649487752","https://openalex.org/W6671725258"],"related_works":["https://openalex.org/W2147584640","https://openalex.org/W1985112711","https://openalex.org/W2376028644","https://openalex.org/W2070475173","https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2036121598","https://openalex.org/W4237567065","https://openalex.org/W2102933388","https://openalex.org/W1994179998"],"abstract_inverted_index":{"While":[0],"multiple":[1],"patterning":[2],"lithography":[3,14],"suffers":[4],"from":[5],"considerable":[6],"and":[7,59,71,89,113],"increasing":[8],"mask":[9],"manufacturing":[10],"cost,":[11],"next":[12],"generation":[13],"technologies":[15],"are":[16],"urgently":[17],"required":[18],"for":[19,35,75],"sub-10":[20],"nm":[21],"technology":[22],"nodes,":[23],"where":[24],"directed":[25],"self-assembly":[26],"(DSA)":[27],"is":[28,44],"one":[29],"of":[30],"the":[31,51],"most":[32],"promising":[33],"candidates":[34],"contact/via":[36],"layer":[37],"fabrication.":[38],"In":[39,61],"addition,":[40],"redundant":[41,72,90,109],"via":[42,73,87,91],"insertion":[43,92],"regarded":[45],"as":[46],"an":[47],"important":[48],"step":[49],"in":[50],"circuit":[52,57],"design":[53],"flow":[54],"to":[55,80,84,99],"improve":[56],"reliability":[58],"yield.":[60],"this":[62],"paper,":[63],"we":[64],"review":[65],"recent":[66],"studies":[67],"on":[68],"guiding":[69],"template":[70],"optimization":[74],"DSA.":[76],"We":[77],"also":[78],"propose":[79],"adopt":[81],"wire":[82],"perturbation":[83],"further":[85],"enhance":[86],"manufacturability":[88],"rates.":[93],"Experimental":[94],"results":[95],"demonstrate":[96],"that":[97],"compared":[98],"a":[100],"state-of-the-art":[101],"work,":[102],"our":[103],"approach":[104],"can":[105],"averagely":[106],"increase":[107],"inserted":[108],"vias":[110,116],"by":[111,117],"6%":[112],"reduce":[114],"unmanufacturable":[115],"23%":[118],"with":[119],"only":[120],"0.9%":[121],"wirelength":[122],"overhead.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}