{"id":"https://openalex.org/W2576406381","doi":"https://doi.org/10.1109/apccas.2016.7804015","title":"A unified GDB-based source-transaction level SW/HW co-debugging","display_name":"A unified GDB-based source-transaction level SW/HW co-debugging","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2576406381","doi":"https://doi.org/10.1109/apccas.2016.7804015","mag":"2576406381"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7804015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004884058","display_name":"Tsun-Hsin Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tsun-Hsin Chang","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077901144","display_name":"Shao-Chieh Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Chieh Hou","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039002145","display_name":"Ing-Jer Huang","orcid":"https://orcid.org/0000-0003-0206-1010"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ing-Jer Huang","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004884058"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":1.2613,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80167388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"506","last_page":"509"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.890588104724884},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7929859161376953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7534115314483643},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6844632029533386},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.5704287886619568},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5080030560493469},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4404316544532776},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4360734224319458},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4152190685272217},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4124599099159241}],"concepts":[{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.890588104724884},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7929859161376953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7534115314483643},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6844632029533386},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5704287886619568},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5080030560493469},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4404316544532776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4360734224319458},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4152190685272217},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4124599099159241},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7804015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1595370658","https://openalex.org/W2095854047","https://openalex.org/W2097665157","https://openalex.org/W2130542515"],"related_works":["https://openalex.org/W2366922255","https://openalex.org/W2086553023","https://openalex.org/W4248152965","https://openalex.org/W2102172561","https://openalex.org/W4384377074","https://openalex.org/W4235144968","https://openalex.org/W2381239448","https://openalex.org/W2886673879","https://openalex.org/W2800641345","https://openalex.org/W2373995908"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,49,101,113,129],"unified":[4,35,126],"interface":[5,36,127],"to":[6,58,63,89,143],"bridge":[7],"the":[8,21,25,28,31,46,71,75,96,117,125,145],"abstraction":[9],"gap":[10],"between":[11],"software":[12,42,76],"debugging":[13,16],"and":[14,41,82,95,108,135,147],"hardware":[15],"in":[17,52,110,112,128],"System-on-Chip's":[18],"(SoC's)":[19],"where":[20],"former":[22],"manipulates":[23],"at":[24,30,138],"source/instruction-level":[26],"while":[27],"latter":[29],"cycle-level":[32],"information.":[33],"The":[34],"consists":[37],"of":[38,93,123],"both":[39],"circuit":[40,47,53],"tool":[43,77],"components.":[44],"On":[45,74],"side,":[48,78],"retargetable":[50],"socket-based":[51],"emulator":[54],"(SBICE)":[55],"is":[56,141],"proposed":[57],"provide":[59,90],"transaction-level":[60],"run/monitor/modify":[61],"control":[62],"any":[64],"socket-compliant":[65],"intellectual":[66],"property":[67],"(IP)":[68],"core":[69,137],"on":[70],"system":[72,102],"interconnect.":[73],"GNU":[79],"Debugger":[80,85],"(GDB)":[81],"Open":[83],"On-Chip":[84],"(OpenOCD)":[86],"are":[87],"enhanced":[88,118],"integrated":[91],"manipulation":[92],"SBICE":[94],"on-chip":[97],"CPU's":[98],"ICE.":[99],"Therefore,":[100],"developer":[103],"could":[104],"monitor/debug":[105],"interacting":[106],"CPU":[107],"IP-cores":[109],"SoC":[111,130],"consistent":[114],"way":[115],"within":[116],"GDB":[119],"UI.":[120],"A":[121],"prototype":[122],"embedding":[124],"with":[131],"an":[132],"ARM-like":[133],"processor":[134],"IDCT":[136],"RTL":[139],"level":[140],"presented":[142],"demonstrate":[144],"usage":[146],"feasibility.":[148]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
