{"id":"https://openalex.org/W2517830798","doi":"https://doi.org/10.1109/apccas.2016.7803980","title":"Voltage controlled memristor threshold logic gates","display_name":"Voltage controlled memristor threshold logic gates","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2517830798","doi":"https://doi.org/10.1109/apccas.2016.7803980","mag":"2517830798"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1609.04919","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026374299","display_name":"Akshay Kumar Maan","orcid":"https://orcid.org/0000-0003-1623-3960"},"institutions":[{"id":"https://openalex.org/I11701301","display_name":"Griffith University","ror":"https://ror.org/02sc3r913","country_code":"AU","type":"education","lineage":["https://openalex.org/I11701301"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Akshay Kumar Maan","raw_affiliation_strings":["Queensland Microelectronic Facility, Griffith University, Queensland, Australia","Queensland Microelectronic Facility, Griffith University, Queensland 4111, Australia"],"affiliations":[{"raw_affiliation_string":"Queensland Microelectronic Facility, Griffith University, Queensland, Australia","institution_ids":["https://openalex.org/I11701301"]},{"raw_affiliation_string":"Queensland Microelectronic Facility, Griffith University, Queensland 4111, Australia","institution_ids":["https://openalex.org/I11701301"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017719665","display_name":"Alex Pappachen James","orcid":null},"institutions":[{"id":"https://openalex.org/I60559429","display_name":"Nazarbayev University","ror":"https://ror.org/052bx8q98","country_code":"KZ","type":"education","lineage":["https://openalex.org/I60559429"]}],"countries":["KZ"],"is_corresponding":false,"raw_author_name":"Alex Pappachen James","raw_affiliation_strings":["School of Engineering, Nazabayev University, Astana, Kazakhastan"],"affiliations":[{"raw_affiliation_string":"School of Engineering, Nazabayev University, Astana, Kazakhastan","institution_ids":["https://openalex.org/I60559429"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026374299"],"corresponding_institution_ids":["https://openalex.org/I11701301"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08037619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"376","last_page":"379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.7536178827285767},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7400582432746887},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6767603158950806},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6422714591026306},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6371370553970337},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.623512327671051},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5787472128868103},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5605514645576477},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5442057847976685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5168026685714722},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4504302144050598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.439910888671875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43508678674697876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36091434955596924},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.26487964391708374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2336074709892273},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14048618078231812}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.7536178827285767},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7400582432746887},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6767603158950806},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6422714591026306},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6371370553970337},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.623512327671051},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5787472128868103},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5605514645576477},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5442057847976685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5168026685714722},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4504302144050598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.439910888671875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43508678674697876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36091434955596924},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26487964391708374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2336074709892273},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14048618078231812}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/apccas.2016.7803980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1609.04919","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1609.04919","pdf_url":"https://arxiv.org/pdf/1609.04919","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"mag:2517830798","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/1609.04919.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"pmh:oai:research-repository.griffith.edu.au:10072/339621","is_oa":false,"landing_page_url":"http://hdl.handle.net/10072/339621","pdf_url":null,"source":{"id":"https://openalex.org/S4306402548","display_name":"Griffith Research Online (Griffith University, Queensland, Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I11701301","host_organization_name":"Griffith University","host_organization_lineage":["https://openalex.org/I11701301"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference output"},{"id":"doi:10.48550/arxiv.1609.04919","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1609.04919","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1609.04919","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1609.04919","pdf_url":"https://arxiv.org/pdf/1609.04919","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1964881180","https://openalex.org/W2016503438","https://openalex.org/W2030834420","https://openalex.org/W2043274724","https://openalex.org/W2064680883","https://openalex.org/W2074357625","https://openalex.org/W2106620460","https://openalex.org/W2112181056","https://openalex.org/W2126480274","https://openalex.org/W2140914776","https://openalex.org/W2151339883","https://openalex.org/W2162651880","https://openalex.org/W2198527496","https://openalex.org/W2331911190","https://openalex.org/W2603064927","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2167167078","https://openalex.org/W3189522078","https://openalex.org/W2532170798","https://openalex.org/W1882495618","https://openalex.org/W2163768479","https://openalex.org/W2027943116","https://openalex.org/W2131471893","https://openalex.org/W2110794851","https://openalex.org/W2865657848","https://openalex.org/W2170601342","https://openalex.org/W1957855405","https://openalex.org/W2104966817","https://openalex.org/W2011601183","https://openalex.org/W2127893664","https://openalex.org/W2224270767","https://openalex.org/W1493868309","https://openalex.org/W2133248639","https://openalex.org/W2372400560","https://openalex.org/W1986788603","https://openalex.org/W3018692333"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,65],"present":[4],"a":[5,18,28,57,67,71],"resistive":[6,50],"switching":[7],"memristor":[8],"cell":[9,16,51],"for":[10],"implementing":[11],"universal":[12],"logic":[13,46],"gates.":[14],"The":[15],"has":[17],"weighted":[19],"control":[20,29],"input":[21],"whose":[22],"resistance":[23],"is":[24],"set":[25],"based":[26],"on":[27,61],"signal":[30],"that":[31,79],"generalizes":[32],"the":[33,48,62,85],"operational":[34],"regime":[35],"from":[36],"NAND":[37],"to":[38,55],"NOR":[39],"functionality.":[40],"We":[41],"further":[42],"show":[43,78],"how":[44],"threshold":[45],"in":[47,80,91],"voltage-controlled":[49],"can":[52],"be":[53],"used":[54],"implement":[56,66],"XOR":[58],"logic.":[59],"Building":[60],"same":[63],"principle":[64],"half":[68],"adder":[69],"and":[70,77,98],"4-bit":[72],"CLA":[73],"(Carry":[74],"Look-ahead":[75],"Adder)":[76],"comparison":[81],"with":[82],"CMOS-only":[83],"logic,":[84],"proposed":[86],"system":[87],"shows":[88],"significant":[89],"improvements":[90],"terms":[92],"of":[93],"device":[94],"area,":[95],"power":[96],"dissipation":[97],"leakage":[99],"power.":[100]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-02-09T09:26:11.010843","created_date":"2025-10-10T00:00:00"}