{"id":"https://openalex.org/W2579203891","doi":"https://doi.org/10.1109/apccas.2016.7803977","title":"Yield and power improvement method by post-silicon delay tuning and technology mapping","display_name":"Yield and power improvement method by post-silicon delay tuning and technology mapping","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2579203891","doi":"https://doi.org/10.1109/apccas.2016.7803977","mag":"2579203891"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015309797","display_name":"Mashiko Hayato","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hayato Mashiko","raw_affiliation_strings":["School of Computer Science and Engineering, The University of Aizu Tsuruga, Aizu-Wakamatsu City, Fukushima, Japan"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, The University of Aizu Tsuruga, Aizu-Wakamatsu City, Fukushima, Japan","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020327745","display_name":"Yukihide Kohira","orcid":"https://orcid.org/0000-0002-4063-2497"},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yukihide Kohira","raw_affiliation_strings":["School of Computer Science and Engineering, The University of Aizu Tsuruga, Aizu-Wakamatsu City, Fukushima, Japan"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, The University of Aizu Tsuruga, Aizu-Wakamatsu City, Fukushima, Japan","institution_ids":["https://openalex.org/I141591182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015309797"],"corresponding_institution_ids":["https://openalex.org/I141591182"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60972815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"366","last_page":"369"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6818066239356995},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6267303228378296},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5945119261741638},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5588595867156982},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5561128854751587},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5306291580200195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48635679483413696},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.47123512625694275},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.4623798727989197},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4528842270374298},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.44204556941986084},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3039020597934723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19724398851394653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1920590102672577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17481833696365356},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12754687666893005}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6818066239356995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6267303228378296},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5945119261741638},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5588595867156982},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5561128854751587},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5306291580200195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48635679483413696},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.47123512625694275},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.4623798727989197},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4528842270374298},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.44204556941986084},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3039020597934723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19724398851394653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1920590102672577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17481833696365356},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12754687666893005},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7803977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W140934983","https://openalex.org/W612784192","https://openalex.org/W1558331362","https://openalex.org/W1965083651","https://openalex.org/W2011778848","https://openalex.org/W2061114081","https://openalex.org/W2070961632","https://openalex.org/W2083415215","https://openalex.org/W2095081850","https://openalex.org/W2111971510","https://openalex.org/W2138548848","https://openalex.org/W2152891461","https://openalex.org/W2467001996","https://openalex.org/W6605728953","https://openalex.org/W6618950189","https://openalex.org/W6633599133"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3131741930","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2003625360","https://openalex.org/W2345182073","https://openalex.org/W2544718775"],"abstract_inverted_index":{"To":[0],"recover":[1,32],"the":[2,7,33,39,42,76,80,112,115],"timing":[3,34],"violations":[4,35],"due":[5],"to":[6,23,31,71,74],"delay":[8,12,20,47,93],"variations":[9],"after":[10,36],"fabrication,":[11],"tuning":[13,17,48,94],"is":[14,50,106],"promising.":[15],"Delay":[16],"inserts":[18],"programmable":[19],"elements":[21],"(PDEs)":[22],"circuits":[24,43],"before":[25],"fabrication":[26],"and":[27,54,79,95,102],"tunes":[28],"their":[29,55],"delays":[30],"fabrication.":[37],"However,":[38],"yield":[40,100],"of":[41,114],"obtained":[44],"by":[45],"existing":[46],"methods":[49],"not":[51],"improved":[52],"enough":[53],"power":[56,81,104],"consumptions":[57],"become":[58],"high.":[59],"Besides,":[60],"technology":[61,96],"mapping":[62,97],"which":[63],"assigns":[64],"a":[65,89],"cell":[66,69],"in":[67],"some":[68],"libraries":[70],"each":[72],"gate":[73],"minimize":[75],"clock":[77],"period":[78],"consumption":[82,105],"has":[83],"been":[84],"proposed.":[85,107],"In":[86],"this":[87],"paper,":[88],"design":[90],"method":[91],"applying":[92],"for":[98],"high":[99],"improvement":[101],"low":[103],"The":[108],"experimental":[109],"results":[110],"show":[111],"effectiveness":[113],"proposed":[116],"method.":[117]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}