{"id":"https://openalex.org/W2572929362","doi":"https://doi.org/10.1109/apccas.2016.7803974","title":"Energy-efficient hybrid adder design by using inexact lower bits adder","display_name":"Energy-efficient hybrid adder design by using inexact lower bits adder","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2572929362","doi":"https://doi.org/10.1109/apccas.2016.7803974","mag":"2572929362"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100426034","display_name":"Sunghyun Kim","orcid":"https://orcid.org/0000-0003-2703-2611"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sunghyun Kim","raw_affiliation_strings":["Dept. of Computer Engineering, Kwangwoon University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Kwangwoon University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100337285","display_name":"Youngmin Kim","orcid":"https://orcid.org/0000-0001-6399-1719"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngmin Kim","raw_affiliation_strings":["Dept. of Computer Engineering, Kwangwoon University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Kwangwoon University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I161024014"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100426034"],"corresponding_institution_ids":["https://openalex.org/I161024014"],"apc_list":null,"apc_paid":null,"fwci":0.56,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.73058566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"2016","issue":null,"first_page":"355","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.986849308013916},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.7537687420845032},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6801939606666565},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5874139070510864},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5052209496498108},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44368845224380493},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35530245304107666},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3191402554512024},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2766176462173462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0880434513092041},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07652020454406738}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.986849308013916},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.7537687420845032},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6801939606666565},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5874139070510864},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5052209496498108},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44368845224380493},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35530245304107666},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3191402554512024},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2766176462173462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0880434513092041},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07652020454406738},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/apccas.2016.7803974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},{"id":"mag:2748460101","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702219000411063","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2005865544","https://openalex.org/W2017819499","https://openalex.org/W2020217519","https://openalex.org/W2045294186","https://openalex.org/W2129926968","https://openalex.org/W2135089667","https://openalex.org/W3147234326"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2516396101","https://openalex.org/W2953746839","https://openalex.org/W2370097872","https://openalex.org/W2112595260","https://openalex.org/W4295540194","https://openalex.org/W1993041309","https://openalex.org/W2064215635"],"abstract_inverted_index":{"Approximation":[0],"in":[1,12,49],"the":[2,50,67],"adder":[3,20,27,43,70],"logic":[4],"is":[5,38,44],"a":[6],"promising":[7],"solution":[8],"for":[9,28,35],"energy-efficient":[10],"designs":[11],"various":[13],"applications.":[14],"In":[15],"this":[16],"study,":[17],"new":[18],"hybrid":[19,69],"design,":[21],"which":[22],"consists":[23],"of":[24,55,79],"an":[25,82],"accurate":[26,83],"higher":[29],"bits":[30],"and":[31],"proposed":[32,68],"approximate":[33],"adders":[34,57,75],"lower":[36],"bits,":[37],"investigated.":[39],"The":[40],"XOR-based":[41],"inexact":[42],"modified":[45],"to":[46,72],"be":[47,63],"used":[48],"approximation":[51,74],"part.":[52],"Simulation":[53],"results":[54],"16-bits":[56],"show":[58],"that":[59],"error":[60],"rates":[61],"can":[62],"reduced":[64],"significantly":[65],"by":[66],"compared":[71],"other":[73],"with":[76],"smaller":[77],"number":[78],"transistors":[80],"than":[81],"adder.":[84]},"counts_by_year":[{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}