{"id":"https://openalex.org/W2578393818","doi":"https://doi.org/10.1109/apccas.2016.7803971","title":"A low jitter burst-mode clock and data recovery circuit with two symmetric VCO's","display_name":"A low jitter burst-mode clock and data recovery circuit with two symmetric VCO's","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2578393818","doi":"https://doi.org/10.1109/apccas.2016.7803971","mag":"2578393818"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000103747","display_name":"Bum-Hee Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Bum-Hee Choi","raw_affiliation_strings":["Dept. of Electronics Engineering, Inha University, Incheon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Inha University, Incheon, Republic of Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059564388","display_name":"Kyung-Sub Son","orcid":"https://orcid.org/0000-0002-1013-1675"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyung-Sub Son","raw_affiliation_strings":["Dept. of Electronics Engineering, Inha University, Incheon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Inha University, Incheon, Republic of Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035110848","display_name":"Jin-Ku Kang","orcid":"https://orcid.org/0000-0002-3752-3740"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jin-Ku Kang","raw_affiliation_strings":["Dept. of Electronics Engineering, Inha University, Incheon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Inha University, Incheon, Republic of Korea","institution_ids":["https://openalex.org/I191879574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000103747"],"corresponding_institution_ids":["https://openalex.org/I191879574"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15885735,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"344","last_page":"347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9094083905220032},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.664324939250946},{"id":"https://openalex.org/keywords/burst-mode","display_name":"Burst mode (computing)","score":0.5812225341796875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5244691371917725},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5206398367881775},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5114182829856873},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4440455734729767},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.31676483154296875},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3156900405883789},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2971794605255127},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16542136669158936},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11952129006385803},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11229580640792847}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9094083905220032},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.664324939250946},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.5812225341796875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5244691371917725},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5206398367881775},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5114182829856873},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4440455734729767},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.31676483154296875},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3156900405883789},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2971794605255127},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16542136669158936},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11952129006385803},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11229580640792847},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7803971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1969882984","https://openalex.org/W1970143107","https://openalex.org/W1972769469","https://openalex.org/W1995600109","https://openalex.org/W2011198976","https://openalex.org/W2061760096","https://openalex.org/W2079559673","https://openalex.org/W2088835754","https://openalex.org/W2116178706","https://openalex.org/W2134746021","https://openalex.org/W2156076794","https://openalex.org/W2170215142","https://openalex.org/W6672783827","https://openalex.org/W6683041353"],"related_works":["https://openalex.org/W2560387939","https://openalex.org/W2407801666","https://openalex.org/W2011198976","https://openalex.org/W2397640079","https://openalex.org/W1972769469","https://openalex.org/W2156076794","https://openalex.org/W2021662624","https://openalex.org/W2357445467","https://openalex.org/W2772933995","https://openalex.org/W2066726131","https://openalex.org/W2206769629","https://openalex.org/W2912068138","https://openalex.org/W2857261586","https://openalex.org/W2389479434","https://openalex.org/W2056277567","https://openalex.org/W3140630044","https://openalex.org/W2316721935","https://openalex.org/W1498873065","https://openalex.org/W2111414324","https://openalex.org/W2019035512"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,22],"burst-mode":[4],"clock":[5],"and":[6,50],"data":[7,64],"recovery":[8,65],"(CDR)":[9],"circuit":[10,47],"based":[11,26],"on":[12],"two":[13],"symmetric":[14],"VCO's.":[15],"Compared":[16],"with":[17,21,69,76],"the":[18,28,32,42,59,63],"conventional":[19],"structure":[20,30],"T/2":[23],"delay":[24,39],"cell":[25],"approach,":[27],"proposed":[29,46,60],"shows":[31],"better":[33],"re":[34],"timing":[35,43],"margin":[36],"without":[37],"any":[38],"unit":[40],"for":[41],"control.":[44],"The":[45,56],"is":[48],"designed":[49],"simulated":[51],"in":[52],"350nm":[53],"CMOS":[54],"process.":[55],"simulation":[57],"of":[58,79],"CDR":[61],"showed":[62],"at":[66],"1.6":[67],"Gb/s":[68],"2":[70],"<sup":[71],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">7</sup>":[73],"-l":[74],"pattern":[75],"peak-to-peak":[77],"jitter":[78],"5.5ps.":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}