{"id":"https://openalex.org/W2573684935","doi":"https://doi.org/10.1109/apccas.2016.7803965","title":"Digital clock data recovery circuit fot S/PDIF","display_name":"Digital clock data recovery circuit fot S/PDIF","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2573684935","doi":"https://doi.org/10.1109/apccas.2016.7803965","mag":"2573684935"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102318917","display_name":"Jonghoon Kang","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jonghoon Kang","raw_affiliation_strings":["School of Electronic Engineering, Digital System Design Laboratory, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic Engineering, Digital System Design Laboratory, Seoul, Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059462369","display_name":"Chanho Lee","orcid":"https://orcid.org/0000-0001-6262-4036"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chanho Lee","raw_affiliation_strings":["School of Electronic Engineering, Digital System Design Laboratory, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic Engineering, Digital System Design Laboratory, Seoul, Korea","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102318917"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1554154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"325","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8532624840736389},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192549705505371},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.6238420009613037},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5897892713546753},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5538206100463867},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5481893420219421},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5391891598701477},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49711015820503235},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4916608929634094},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.47277238965034485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.457806795835495},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4515877068042755},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.4498903751373291},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.42286187410354614},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4218246340751648},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4211670160293579},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.36440354585647583},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.291313499212265},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2669773995876312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1820800006389618},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14208117127418518}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8532624840736389},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192549705505371},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.6238420009613037},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5897892713546753},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5538206100463867},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5481893420219421},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5391891598701477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49711015820503235},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4916608929634094},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.47277238965034485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.457806795835495},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4515877068042755},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.4498903751373291},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.42286187410354614},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4218246340751648},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4211670160293579},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.36440354585647583},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.291313499212265},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2669773995876312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1820800006389618},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14208117127418518},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7803965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1585816589","https://openalex.org/W2000655724","https://openalex.org/W2103132698","https://openalex.org/W2104362597","https://openalex.org/W2591793216"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2386852732","https://openalex.org/W4248271274","https://openalex.org/W28045209","https://openalex.org/W1995174288","https://openalex.org/W4364323041","https://openalex.org/W2615366277","https://openalex.org/W1564896735","https://openalex.org/W2104362597","https://openalex.org/W1820907692"],"abstract_inverted_index":{"Clock":[0],"data":[1,9,21],"recovery":[2],"(CDR)":[3],"circuits":[4],"are":[5],"essential":[6],"for":[7,79],"serial":[8],"transmission":[10],"such":[11],"as":[12],"wireless":[13],"communications":[14],"and":[15,24,28,48,67,81,88],"Ethernet":[16],"in":[17],"order":[18],"to":[19],"read":[20],"by":[22,29,84],"recovering":[23],"synchronizing":[25],"the":[26,31],"clock":[27],"minimizing":[30],"effects":[32],"of":[33,57],"jitter.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"propose":[39],"a":[40],"digital":[41,63],"CDR":[42,54,73],"circuit":[43,74],"with":[44],"low":[45],"output":[46],"jitter":[47],"fast":[49],"locking":[50],"speed.":[51],"The":[52,71],"proposed":[53,72],"architecture":[55],"consists":[56],"delayed":[58],"line":[59],"phase":[60],"frequency":[61],"detector,":[62],"loop":[64],"filter,":[65],"divider,":[66],"digitally":[68],"controlled":[69],"oscillator.":[70],"is":[75,82],"designed":[76],"using":[77,92],"Verilog-HDL":[78],"S/PDIF,":[80],"implemented":[83],"an":[85],"automatic":[86],"place":[87],"route":[89],"(P&R)":[90],"tool":[91],"UMC":[93],"55nm":[94],"CMOS":[95],"process.":[96]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}