{"id":"https://openalex.org/W2576174224","doi":"https://doi.org/10.1109/apccas.2016.7803944","title":"An ultra-low power and offset-insensitive CMOS subthreshold voltage reference","display_name":"An ultra-low power and offset-insensitive CMOS subthreshold voltage reference","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2576174224","doi":"https://doi.org/10.1109/apccas.2016.7803944","mag":"2576174224"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101846204","display_name":"Lidan Wang","orcid":"https://orcid.org/0000-0002-3660-1524"},"institutions":[{"id":"https://openalex.org/I205237279","display_name":"Nankai University","ror":"https://ror.org/01y1kjr75","country_code":"CN","type":"education","lineage":["https://openalex.org/I205237279"]},{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lidan Wang","raw_affiliation_strings":["College of Electronic Information and Optical Engineering, Nankai University, Tianjin, China","Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Information and Optical Engineering, Nankai University, Tianjin, China","institution_ids":["https://openalex.org/I205237279"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079551639","display_name":"Chenahang Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenahang Zhan","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100342236","display_name":"Guofeng Li","orcid":"https://orcid.org/0000-0003-3530-7267"},"institutions":[{"id":"https://openalex.org/I205237279","display_name":"Nankai University","ror":"https://ror.org/01y1kjr75","country_code":"CN","type":"education","lineage":["https://openalex.org/I205237279"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guofeng Li","raw_affiliation_strings":["College of Electronic Information and Optical Engineering, Nankai University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Information and Optical Engineering, Nankai University, Tianjin, China","institution_ids":["https://openalex.org/I205237279"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101846204"],"corresponding_institution_ids":["https://openalex.org/I205237279","https://openalex.org/I3045169105"],"apc_list":null,"apc_paid":null,"fwci":0.1709,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59318846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.896338939666748},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8371055126190186},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.7109978199005127},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6192338466644287},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.5528799295425415},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5494345426559448},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.42549869418144226},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4236869215965271},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.4224841594696045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4043129086494446},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4008524417877197},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39768847823143005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34107479453086853},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.34015336632728577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2682429850101471}],"concepts":[{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.896338939666748},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8371055126190186},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.7109978199005127},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6192338466644287},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.5528799295425415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5494345426559448},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.42549869418144226},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4236869215965271},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.4224841594696045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4043129086494446},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4008524417877197},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39768847823143005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34107479453086853},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.34015336632728577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2682429850101471},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7803944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1564201208","https://openalex.org/W1972150182","https://openalex.org/W2047344047","https://openalex.org/W2100518195","https://openalex.org/W2118526058","https://openalex.org/W2133201500","https://openalex.org/W2139801901","https://openalex.org/W2146031070","https://openalex.org/W6621419976"],"related_works":["https://openalex.org/W1559525507","https://openalex.org/W1970618459","https://openalex.org/W2347289947","https://openalex.org/W2348927557","https://openalex.org/W2162136681","https://openalex.org/W2771424871","https://openalex.org/W2373955271","https://openalex.org/W2380817867","https://openalex.org/W1965253257","https://openalex.org/W2367896558"],"abstract_inverted_index":{"An":[0],"ultra-low":[1],"power":[2,39,46,78],"and":[3,40,43,83],"offset-insensitive":[4],"CMOS":[5,61],"voltage":[6,54],"reference":[7,55,68],"circuit":[8,23],"is":[9,56,80,96],"presented.":[10,52],"Due":[11],"to":[12],"the":[13,21,26,31,38,45,67,77,84,92],"novel":[14],"structure":[15],"of":[16,30,86],"employing":[17],"subthreshold":[18],"MOS":[19],"transistors,":[20],"proposed":[22],"can":[24,69],"suppress":[25],"DC":[27],"offset":[28],"effects":[29],"internal":[32],"amplifier.":[33],"Design":[34],"considerations":[35],"in":[36,58],"optimizing":[37],"area":[41],"consumptions,":[42],"improving":[44],"supply":[47,74],"ripple":[48],"rejection":[49],"(PSRR)":[50],"are":[51],"The":[53],"implemented":[57],"a":[59],"0.18\u03bcm":[60],"process.":[62],"Simulation":[63],"results":[64],"show":[65],"that":[66],"run":[70],"with":[71],"0.8":[72],"V":[73],"voltage,":[75],"while":[76],"consumption":[79],"only":[81],"62nW,":[82],"PSRR":[85],"better":[87],"than":[88],"-43":[89],"dB":[90],"over":[91],"full":[93],"frequency":[94],"range":[95],"achieved.":[97]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}