{"id":"https://openalex.org/W2577179038","doi":"https://doi.org/10.1109/apccas.2016.7803907","title":"A 0.6-V power efficient digital LDO with 99.7% current efficiency utilizing load current aware clock modulation for fast transient response","display_name":"A 0.6-V power efficient digital LDO with 99.7% current efficiency utilizing load current aware clock modulation for fast transient response","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2577179038","doi":"https://doi.org/10.1109/apccas.2016.7803907","mag":"2577179038"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7803907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102115695","display_name":"Karthik Gopal Jayaraman","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Karthik Gopal Jayaraman","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore, SG"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore, SG","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016604587","display_name":"Karim Rawy","orcid":"https://orcid.org/0000-0002-9641-4990"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Karim Rawy","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013775632","display_name":"Tony T. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony T. Kim","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102115695"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.3419,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65277809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5661227703094482},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5418350100517273},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.5263746380805969},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5150511264801025},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5090012550354004},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4909968674182892},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.449320912361145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4272548258304596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42043226957321167},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41802510619163513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3011976480484009},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.28186365962028503}],"concepts":[{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5661227703094482},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5418350100517273},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.5263746380805969},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5150511264801025},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5090012550354004},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4909968674182892},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.449320912361145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4272548258304596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42043226957321167},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41802510619163513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3011976480484009},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.28186365962028503},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7803907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7803907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1992459337","https://openalex.org/W2031283182","https://openalex.org/W2038923613","https://openalex.org/W2040925798","https://openalex.org/W2048882744","https://openalex.org/W2066587372","https://openalex.org/W2068287549","https://openalex.org/W2117965437","https://openalex.org/W2146547052"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2358137648","https://openalex.org/W2038858740","https://openalex.org/W1491218245"],"abstract_inverted_index":{"This":[0,60],"paper":[1],"describes":[2],"a":[3,18,29,35,55,71],"fully":[4],"integrated,":[5],"low":[6],"voltage":[7,10],"digital":[8],"low-dropout":[9],"(DLDO)":[11],"regulator":[12],"for":[13],"ultra-low":[14],"power":[15,68,85],"applications":[16],"with":[17,70,118,128],"load":[19,40,57,120],"current":[20,58,87,114,121,132],"aware":[21],"clock":[22,30,45,50,73],"modulation":[23,31,46],"scheme.":[24],"The":[25,43,89],"proposed":[26,44,90],"DLDO":[27,91],"uses":[28],"technique":[32],"that":[33],"provides":[34],"fast":[36],"transient":[37,65,79],"response":[38,80],"during":[39],"state":[41],"transitions.":[42],"(CM)":[47],"controls":[48],"the":[49,62,78,84,113,119,130],"frequency":[51],"when":[52],"it":[53,76],"senses":[54],"sudden":[56],"transition.":[59],"eliminates":[61],"tradeoff":[63],"between":[64],"time":[66,81],"and":[67,82,86,96,111,129],"efficiency":[69,115],"fixed":[72],"frequency.":[74],"Thus,":[75],"minimizes":[77],"maximizes":[83],"efficiency.":[88],"operates":[92],"at":[93],"0.6":[94],"V":[95,99],"generates":[97],"0.55":[98],"output":[100],"voltage.":[101],"A":[102],"test":[103],"chip":[104],"is":[105],"fabricated":[106],"using":[107],"65-nm":[108],"CMOS":[109],"technology":[110],"demonstrates":[112],"of":[116,133],"99.7%":[117],"from":[122],"10":[123],"\u03bcA":[124,127],"to":[125],"200":[126],"quiescent":[131],"0.9":[134],"\u03bcA.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}