{"id":"https://openalex.org/W2040141307","doi":"https://doi.org/10.1109/apccas.2014.7032849","title":"A critical net reshape-router for high-performance VLSI layout design","display_name":"A critical net reshape-router for high-performance VLSI layout design","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W2040141307","doi":"https://doi.org/10.1109/apccas.2014.7032849","mag":"2040141307"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2014.7032849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2014.7032849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013553701","display_name":"Yusuke V. Morimoto","orcid":"https://orcid.org/0000-0003-1573-8967"},"institutions":[{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]},{"id":"https://openalex.org/I201954162","display_name":"University of Kochi","ror":"https://ror.org/02v1sf687","country_code":"JP","type":"education","lineage":["https://openalex.org/I201954162"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yusuke Morimoto","raw_affiliation_strings":["Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I201954162","https://openalex.org/I77063589"]},{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan","institution_ids":["https://openalex.org/I77063589"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111507951","display_name":"M. Matsushita","orcid":null},"institutions":[{"id":"https://openalex.org/I201954162","display_name":"University of Kochi","ror":"https://ror.org/02v1sf687","country_code":"JP","type":"education","lineage":["https://openalex.org/I201954162"]},{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitsuru Matsushita","raw_affiliation_strings":["Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I201954162","https://openalex.org/I77063589"]},{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan","institution_ids":["https://openalex.org/I77063589"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113741180","display_name":"Michiaki Muraoka","orcid":null},"institutions":[{"id":"https://openalex.org/I201954162","display_name":"University of Kochi","ror":"https://ror.org/02v1sf687","country_code":"JP","type":"education","lineage":["https://openalex.org/I201954162"]},{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Michiaki Muraoka","raw_affiliation_strings":["Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I201954162","https://openalex.org/I77063589"]},{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan","institution_ids":["https://openalex.org/I77063589"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032303706","display_name":"Masahiko Toyonaga","orcid":null},"institutions":[{"id":"https://openalex.org/I201954162","display_name":"University of Kochi","ror":"https://ror.org/02v1sf687","country_code":"JP","type":"education","lineage":["https://openalex.org/I201954162"]},{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiko Toyonaga","raw_affiliation_strings":["Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I201954162","https://openalex.org/I77063589"]},{"raw_affiliation_string":"Graduate School of Integrated Arts and Sciences, Kochi University, 2-5-1 Akebono-cho, Kochi, 780-8520 Japan","institution_ids":["https://openalex.org/I77063589"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013553701"],"corresponding_institution_ids":["https://openalex.org/I201954162","https://openalex.org/I77063589"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09195989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"587","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.916749119758606},{"id":"https://openalex.org/keywords/net","display_name":"Net (polyhedron)","score":0.7820733785629272},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.7810661792755127},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7668368816375732},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.6772322654724121},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6549043655395508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6144534349441528},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4651203155517578},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43673843145370483},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4271661341190338},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3908958435058594},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2933461666107178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2794108986854553},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.19842949509620667},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19510149955749512},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18921953439712524}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.916749119758606},{"id":"https://openalex.org/C14166107","wikidata":"https://www.wikidata.org/wiki/Q253829","display_name":"Net (polyhedron)","level":2,"score":0.7820733785629272},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.7810661792755127},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7668368816375732},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.6772322654724121},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6549043655395508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6144534349441528},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4651203155517578},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43673843145370483},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4271661341190338},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3908958435058594},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2933461666107178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2794108986854553},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.19842949509620667},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19510149955749512},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18921953439712524},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2014.7032849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2014.7032849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2011039300","https://openalex.org/W2017927472","https://openalex.org/W2022844803","https://openalex.org/W2065255302","https://openalex.org/W2076041784","https://openalex.org/W2155462145","https://openalex.org/W2171410364","https://openalex.org/W2171825402","https://openalex.org/W4245921855","https://openalex.org/W6610072603"],"related_works":["https://openalex.org/W2130626635","https://openalex.org/W4250593837","https://openalex.org/W2081591578","https://openalex.org/W3152386622","https://openalex.org/W2014162718","https://openalex.org/W2140896055","https://openalex.org/W2123184590","https://openalex.org/W2040311870","https://openalex.org/W4245571887","https://openalex.org/W2040141307"],"abstract_inverted_index":{"We":[0,67],"present":[1],"a":[2,17,37],"new":[3],"critical":[4,64,83],"net":[5,46,65,84,98],"reshape-router":[6],"for":[7,33],"high-performance":[8],"VLSI":[9],"layout":[10],"design.":[11],"Our":[12,51],"router":[13,40,52],"firstly":[14],"rips":[15],"up":[16],"critical-net":[18],"and":[19,28,61],"calculates":[20],"its":[21],"approximate":[22,56],"RMST":[23,60],"(Rectilinear":[24],"Minimum":[25],"Steiner":[26],"Tree)":[27],"puts":[29],"the":[30,42,45,48,55,63,82,96],"restricted":[31,49],"area":[32],"reshape":[34],"routing.":[35],"Secondly":[36],"multi-layer":[38],"maze":[39],"searches":[41],"path":[43],"of":[44,59,74],"inside":[47],"area.":[50],"can":[53],"search":[54],"optimal":[57],"shape":[58],"save":[62],"delay.":[66],"evaluated":[68],"by":[69],"using":[70],"several":[71],"placement":[72],"data":[73],"8bit":[75],"MPU.":[76],"The":[77],"experimental":[78],"results":[79],"show":[80],"that":[81],"length":[85],"is":[86],"reduced":[87],"about":[88],"4.4%":[89],"to":[90,95],"9.5%":[91],"on":[92],"average":[93],"compared":[94],"original":[97],"length.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}