{"id":"https://openalex.org/W1990036150","doi":"https://doi.org/10.1109/apccas.2014.7032766","title":"A floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration","display_name":"A floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W1990036150","doi":"https://doi.org/10.1109/apccas.2014.7032766","mag":"1990036150"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2014.7032766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2014.7032766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038302327","display_name":"Kotaro Terada","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kotaro Terada","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept. of Computer Science and Communications Engineering,, Waseda University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering,, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Waseda Daigaku, Shinjuku-ku, Tokyo, JP","Dept. of Computer Science and Communications Engineering,, Waseda University"],"affiliations":[{"raw_affiliation_string":"Waseda Daigaku, Shinjuku-ku, Tokyo, JP","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering,, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept. of Computer Science and Communications Engineering,, Waseda University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering,, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038302327"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.6896,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72873678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"23","issue":null,"first_page":"248","last_page":"251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.95594722032547},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.739269495010376},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7351539731025696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7252635955810547},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.593814492225647},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5567578077316284},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.49170833826065063},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46525081992149353},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.46431538462638855},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4393717050552368},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41806524991989136},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2917499840259552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1898379921913147},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17814600467681885},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.10051769018173218},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08437943458557129},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08276361227035522},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06510260701179504}],"concepts":[{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.95594722032547},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.739269495010376},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7351539731025696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7252635955810547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.593814492225647},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5567578077316284},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.49170833826065063},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46525081992149353},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.46431538462638855},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4393717050552368},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41806524991989136},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2917499840259552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1898379921913147},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17814600467681885},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.10051769018173218},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08437943458557129},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08276361227035522},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06510260701179504},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2014.7032766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2014.7032766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5600000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1501372902","https://openalex.org/W1989727950","https://openalex.org/W1997962054","https://openalex.org/W2012519712","https://openalex.org/W2063400142","https://openalex.org/W2067768903","https://openalex.org/W2106353155","https://openalex.org/W2145632345","https://openalex.org/W2158566102"],"related_works":["https://openalex.org/W3141861494","https://openalex.org/W2161004825","https://openalex.org/W2043900241","https://openalex.org/W2080729117","https://openalex.org/W2044534563","https://openalex.org/W1516038830","https://openalex.org/W2139708877","https://openalex.org/W2111130897","https://openalex.org/W1624807520","https://openalex.org/W1559659176"],"abstract_inverted_index":{"In":[0,24],"deep-submicron":[1],"era,":[2],"interconnection":[3],"delays":[4],"are":[5],"not":[6],"negligible":[7],"even":[8],"in":[9],"high-level":[10,30],"synthesis":[11,31],"and":[12,83,99],"RDR":[13,42,72,105],"(Regular-Distributed-Register)":[14],"architecture":[15,73],"has":[16],"been":[17],"proposed":[18],"to":[19,118,126,134,137],"cope":[20],"with":[21],"this":[22,25],"problem.":[23],"paper,":[26],"we":[27],"propose":[28],"a":[29],"algorithm":[32,45,94,112],"using":[33,86],"operation":[34],"chainings":[35],"which":[36,65],"reduces":[37,113],"the":[38,67,87,101,114,120,128,138],"overall":[39],"latency":[40,115],"targeting":[41],"architectures.":[43],"Our":[44,93],"consists":[46],"of":[47,89,122,130],"three":[48],"steps:":[49],"The":[50,57,78],"first":[51],"step":[52,59,80],"enumerates":[53,95],"candidates":[54,98],"for":[55,104],"chaining.":[56],"second":[58],"introduces":[60],"maximal":[61],"chaining":[62,75,97],"distance":[63,70],"(MCD),":[64],"gives":[66],"maximum":[68],"allowable":[69],"on":[71],"between":[74],"candidate":[76],"operations.":[77],"last":[79],"performs":[81],"list-scheduling":[82],"binding":[84],"simultaneously":[85],"results":[88,108],"two":[90],"preceding":[91],"steps.":[92],"feasible":[96],"selects":[100],"best":[102],"ones":[103],"architecture.":[106],"Experimental":[107],"show":[109],"that":[110],"our":[111],"by":[116,124,132],"up":[117,125,133],"28.6%,":[119],"number":[121,129],"registers":[123],"37.5%,":[127],"multiplexers":[131],"25.0%,":[135],"compared":[136],"conventional":[139],"approaches.":[140]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}