{"id":"https://openalex.org/W2064782343","doi":"https://doi.org/10.1109/apccas.2012.6419114","title":"Wirelength driven I/O buffer placement for flip-chip with timing-constrained","display_name":"Wirelength driven I/O buffer placement for flip-chip with timing-constrained","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2064782343","doi":"https://doi.org/10.1109/apccas.2012.6419114","mag":"2064782343"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2012.6419114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100622085","display_name":"Nan Liu","orcid":"https://orcid.org/0000-0002-4810-4365"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nan Liu","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100355124","display_name":"Shiyu Liu","orcid":"https://orcid.org/0000-0002-7798-2992"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shiyu Liu","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101886411","display_name":"Takeshi Yoshimura","orcid":"https://orcid.org/0000-0002-7147-4225"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Yoshimura","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100622085"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12253069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"631","last_page":"634"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9580544233322144},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6166125535964966},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5552228093147278},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.5487580299377441},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5423356890678406},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5220194458961487},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4621835947036743},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4296230971813202},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4258248805999756},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4107782244682312},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3294336795806885},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3031790852546692},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2720145583152771},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.260464608669281},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22806048393249512},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22307509183883667},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.19844266772270203},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.0946570634841919}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9580544233322144},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6166125535964966},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5552228093147278},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.5487580299377441},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5423356890678406},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5220194458961487},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4621835947036743},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4296230971813202},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4258248805999756},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4107782244682312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3294336795806885},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3031790852546692},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2720145583152771},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.260464608669281},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22806048393249512},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22307509183883667},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.19844266772270203},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0946570634841919},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2012.6419114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1576134598","https://openalex.org/W1841949876","https://openalex.org/W1969208860","https://openalex.org/W2034885926","https://openalex.org/W2090146793","https://openalex.org/W2095550547","https://openalex.org/W2102502584","https://openalex.org/W2109786540","https://openalex.org/W2114772983","https://openalex.org/W2119015043","https://openalex.org/W2126997714","https://openalex.org/W2141835763","https://openalex.org/W2151190382","https://openalex.org/W2153227646","https://openalex.org/W2154462472","https://openalex.org/W4235676442","https://openalex.org/W6642678704","https://openalex.org/W6659314397","https://openalex.org/W6676547695","https://openalex.org/W6679037199"],"related_works":["https://openalex.org/W2903073708","https://openalex.org/W2115502122","https://openalex.org/W2001838379","https://openalex.org/W4211105560","https://openalex.org/W2138401961","https://openalex.org/W1525696892","https://openalex.org/W2353155791","https://openalex.org/W2156550631","https://openalex.org/W1974073956","https://openalex.org/W2030852227"],"abstract_inverted_index":{"Flip-chip":[0],"package":[1],"provides":[2],"the":[3,31,51,74,80,118,126,140,152],"highest":[4],"chip":[5],"density":[6],"because":[7],"I/O":[8,24,27,53,69,83,86,110,112],"buffers":[9,25,70,84,113],"in":[10,56],"it":[11],"could":[12,63],"be":[13,64],"placed":[14],"anywhere":[15],"inside":[16,36],"a":[17,91,96,103],"chip.":[18],"The":[19,134],"assignment":[20],"of":[21,33,67,154],"bump":[22,115],"pads,":[23],"and":[26,78,85,102,114,151],"pins":[28,87],"will":[29],"affect":[30],"satisfaction":[32,146],"timing":[34,119,130,142],"requirement":[35],"die":[37],"core.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"proposed":[43],"an":[44,57],"effective":[45],"three-step":[46],"hierarchical":[47],"approach":[48],"to":[49,73,108,123],"satisfy":[50,129],"timing-constrained":[52,145],"buffer":[54],"placement":[55],"area-I/O":[58],"flip-chip":[59],"design,":[60],"meanwhile,":[61],"wirelength":[62,81,156],"optimized.":[65],"First":[66],"all,":[68],"are":[71,88,121,132],"inserted":[72],"floorplan":[75],"plane":[76],"greedily,":[77],"then,":[79],"between":[82],"optimized":[89],"by":[90],"fixed-outline":[92],"floorplanning":[93],"algorithm.":[94],"Secondly,":[95],"network":[97],"flow":[98],"model":[99],"is":[100,106,149,157],"conducted,":[101],"min-cost-max-flow":[104],"algorithm":[105],"used":[107],"assign":[109],"pins,":[111],"pads.":[116],"Finally,":[117],"constraints":[120,131],"translated":[122],"length":[124],"constraints,":[125,143],"results":[127,136],"that":[128],"selected.":[133],"experimental":[135],"show":[137],"that,":[138],"under":[139],"given":[141],"higher":[144],"ratio":[147],"(TCSR)":[148],"obtained,":[150],"reduction":[153],"total":[155],"14%":[158],"on":[159],"average.":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}