{"id":"https://openalex.org/W1988550996","doi":"https://doi.org/10.1109/apccas.2012.6419109","title":"A reconfigurable ASIP-based approach for high performance image signal processing","display_name":"A reconfigurable ASIP-based approach for high performance image signal processing","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1988550996","doi":"https://doi.org/10.1109/apccas.2012.6419109","mag":"1988550996"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2012.6419109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059332554","display_name":"Mochamad Asri","orcid":"https://orcid.org/0000-0001-8236-9941"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Mochamad Asri","raw_affiliation_strings":["Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111584380","display_name":"Hsuan-Chun Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hsuan-Chun Liao","raw_affiliation_strings":["Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101552752","display_name":"Tsuyoshi Isshiki","orcid":"https://orcid.org/0009-0003-2034-1742"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsuyoshi Isshiki","raw_affiliation_strings":["Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083287048","display_name":"Dongju Li","orcid":"https://orcid.org/0000-0001-8682-8025"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Dongju Li","raw_affiliation_strings":["Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051249525","display_name":"Hiroaki Kunieda","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Kunieda","raw_affiliation_strings":["Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Graduate School of Science and Engineering, Tokyo Institute of Technology,,Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059332554"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06726625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":null,"first_page":"611","last_page":"614"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8112964630126953},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7971674203872681},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5379500985145569},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5235664248466492},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5098065733909607},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5069425106048584},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4996511936187744},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4861733317375183},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.47410470247268677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4680250287055969},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42220962047576904},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41509127616882324},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.412123441696167},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40751391649246216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3965231478214264},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.34435927867889404},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21619167923927307},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16845408082008362},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12378892302513123}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8112964630126953},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7971674203872681},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5379500985145569},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5235664248466492},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5098065733909607},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5069425106048584},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4996511936187744},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4861733317375183},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.47410470247268677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4680250287055969},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42220962047576904},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41509127616882324},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.412123441696167},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40751391649246216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3965231478214264},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.34435927867889404},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21619167923927307},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16845408082008362},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12378892302513123},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2012.6419109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2000794171","https://openalex.org/W2034147186","https://openalex.org/W2097146793","https://openalex.org/W2097387925","https://openalex.org/W2102081731","https://openalex.org/W2116696577","https://openalex.org/W2176428682","https://openalex.org/W4234251183","https://openalex.org/W4236258190","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2171845075","https://openalex.org/W1777852485","https://openalex.org/W2386230482","https://openalex.org/W1978911128","https://openalex.org/W2371310357","https://openalex.org/W1582003487","https://openalex.org/W2373039468","https://openalex.org/W2356859146","https://openalex.org/W2351225324","https://openalex.org/W1997579358"],"abstract_inverted_index":{"Digital":[0],"image":[1,17],"signal":[2],"processing":[3],"nowadays":[4],"has":[5,22],"been":[6,23,55],"widely":[7],"used":[8,57],"in":[9,37],"embedded":[10],"system.":[11],"With":[12],"the":[13,19,28,59],"emergence":[14],"of":[15,33],"new":[16,42],"formats,":[18],"computational":[20],"workload":[21],"massively":[24],"increasing,":[25],"while":[26],"at":[27],"same":[29],"time,":[30],"significant":[31],"level":[32],"programmability":[34],"is":[35],"demanded":[36],"order":[38],"to":[39,63],"cope":[40],"with":[41],"specification/interface.":[43],"ASIC":[44],"(Application":[45],"Specific":[46],"Integrated":[47],"Circuit)":[48],"and":[49],"GPP":[50],"(General":[51],"Purpose":[52],"Processor)":[53],"have":[54],"largely":[56],"as":[58],"two":[60],"commonplace":[61],"countermeasures":[62],"fulfill":[64],"those":[65],"requirements.":[66]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}