{"id":"https://openalex.org/W2085069728","doi":"https://doi.org/10.1109/apccas.2012.6419060","title":"A robust multithreaded HDL/ESL simulator for deep submicron integrated circuit designs","display_name":"A robust multithreaded HDL/ESL simulator for deep submicron integrated circuit designs","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2085069728","doi":"https://doi.org/10.1109/apccas.2012.6419060","mag":"2085069728"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2012.6419060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038980903","display_name":"Terence Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Terence Chan","raw_affiliation_strings":["Dynetix Design Solutions Inc, Dublin, California USA"],"affiliations":[{"raw_affiliation_string":"Dynetix Design Solutions Inc, Dublin, California USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038980903"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.53815809,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68716259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"416","last_page":"419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7449240684509277},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.5750973224639893},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4964969754219055},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4757021367549896},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4472653269767761},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.4039112329483032},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4031239151954651},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.37761443853378296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2898681163787842},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21765336394309998},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16845837235450745},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12592056393623352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09691902995109558},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.07695174217224121}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7449240684509277},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.5750973224639893},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4964969754219055},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4757021367549896},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4472653269767761},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.4039112329483032},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4031239151954651},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.37761443853378296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2898681163787842},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21765336394309998},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16845837235450745},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12592056393623352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09691902995109558},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.07695174217224121}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2012.6419060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2120944029","https://openalex.org/W2124080118","https://openalex.org/W2171267613","https://openalex.org/W2540764461","https://openalex.org/W6685010867"],"related_works":["https://openalex.org/W4255428424","https://openalex.org/W2057234250","https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W2378655644","https://openalex.org/W2366072341","https://openalex.org/W4248234938","https://openalex.org/W1981084410","https://openalex.org/W2352919763","https://openalex.org/W2999044428"],"abstract_inverted_index":{"This":[0,73],"paper":[1],"describes":[2],"a":[3,40,46,101],"robust":[4],"multithreaded":[5,22,41,47,87],"Hardware":[6],"Description":[7],"Language":[8],"(HDL)":[9],"and":[10,45,65,85,119],"Electronic":[11],"System-Level":[12],"(ESL)":[13],"logic":[14,43,49,60],"simulator,":[15],"V2Sim\u2122.":[16],"The":[17],"simulator":[18],"uses":[19],"patented":[20],"[1]":[21],"simulation":[23,88],"technology":[24],"to":[25,69],"achieve":[26],"superior":[27],"scalable":[28],"performance":[29],"on":[30,100],"advanced":[31],"multiprocessor/multicore":[32],"computers.":[33],"As":[34],"further":[35],"enhancements,":[36],"we":[37],"have":[38],"incorporated":[39],"race":[42,48,59,71],"auditor":[44],"synthesizer":[50],"into":[51],"V2Sim\u2122,":[52,105],"so":[53],"that":[54,98],"V2Sim\u2122":[55,75],"can":[56,76,107],"automatically":[57],"detect":[58],"in":[61],"user":[62],"HDL/ESL":[63],"designs,":[64,84],"fix":[66],"those":[67,91],"designs":[68,92],"eliminate":[70],"logic.":[72],"renders":[74],"robustly":[77],"handle":[78],"any":[79],"large-scale":[80],"integrated":[81],"circuit":[82],"(IC)":[83],"its":[86],"results":[89],"for":[90],"will":[93],"be":[94],"the":[95],"same":[96],"as":[97],"running":[99],"single-CPU/core":[102],"computer.":[103],"Using":[104],"designers":[106],"cut-down":[108],"their":[109],"new":[110],"IC":[111],"product":[112],"development":[113],"time":[114],"by":[115],"40%":[116],"or":[117],"more,":[118],"meet":[120],"time-to-market.":[121]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}