{"id":"https://openalex.org/W2042188923","doi":"https://doi.org/10.1109/apccas.2012.6419058","title":"Asynchronous AHB bus interface designs in a multiple-clock-domain graphics system","display_name":"Asynchronous AHB bus interface designs in a multiple-clock-domain graphics system","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2042188923","doi":"https://doi.org/10.1109/apccas.2012.6419058","mag":"2042188923"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2012.6419058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088586836","display_name":"Shen\u2010Fu Hsiao","orcid":"https://orcid.org/0000-0002-4627-570X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shen-Fu Hsiao","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072480510","display_name":"Chi-Guang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Guang Lin","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102339231","display_name":"Po-Han Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Han Wu","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008742070","display_name":"Chia-Sheng Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Sheng Wen","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5088586836"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.7092,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72305391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"408","last_page":"411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7896707653999329},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.678881049156189},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.6165370345115662},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5750026702880859},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5589848756790161},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5522836446762085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5447550415992737},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5250370502471924},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4964671730995178},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.4913443624973297},{"id":"https://openalex.org/keywords/shader","display_name":"Shader","score":0.4897315502166748},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4307098984718323},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.3762103319168091},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26491308212280273},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08405378460884094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7896707653999329},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.678881049156189},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.6165370345115662},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5750026702880859},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5589848756790161},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5522836446762085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5447550415992737},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5250370502471924},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4964671730995178},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.4913443624973297},{"id":"https://openalex.org/C177681979","wikidata":"https://www.wikidata.org/wiki/Q633182","display_name":"Shader","level":3,"score":0.4897315502166748},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4307098984718323},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.3762103319168091},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26491308212280273},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08405378460884094},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2012.6419058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W602840211","https://openalex.org/W1571508914","https://openalex.org/W2037181413","https://openalex.org/W2126647846","https://openalex.org/W2152385473"],"related_works":["https://openalex.org/W4255235451","https://openalex.org/W4244800129","https://openalex.org/W2404980846","https://openalex.org/W2387146226","https://openalex.org/W2026314975","https://openalex.org/W1494565374","https://openalex.org/W70103254","https://openalex.org/W2383984117","https://openalex.org/W2787679733","https://openalex.org/W2379360430"],"abstract_inverted_index":{"Several":[0],"types":[1,62,79],"of":[2,29,69,80,88,99,122],"asynchronous":[3],"bus":[4,10,36,109],"interface":[5,73,93],"units":[6,28],"for":[7,49,102],"AMBA":[8],"AHB":[9,35,63,72],"are":[11,83],"designed":[12],"so":[13],"that":[14],"an":[15],"OpenGL":[16],"ES":[17],"2.0":[18],"vertex":[19],"shader":[20],"(VS)":[21],"processor":[22],"can":[23],"communicate":[24],"with":[25],"other":[26],"hardware":[27],"a":[30,54,58,123],"3D":[31,124],"graphics":[32,125],"system":[33],"via":[34],"working":[37],"under":[38],"different":[39,100],"frequencies.":[40],"We":[41,95],"consider":[42],"the":[43,50,70,86,120],"data-write":[44],"and":[45,77,106,127],"data-read":[46],"operations":[47],"separately":[48],"VS":[51],"functioning":[52],"as":[53,57],"master":[55],"or":[56],"slave.":[59],"The":[60,75,111],"first":[61],"wrapper":[64,81,114],"design":[65,115,121],"is":[66],"direct":[67],"implementation":[68,87],"required":[71],"signals.":[74,94],"second":[76],"third":[78],"designs":[82],"based":[84],"on":[85,131],"Open":[89],"Core":[90],"Protocol":[91],"(OCP)":[92],"have":[96],"made":[97],"comparisons":[98],"implementations":[101],"both":[103],"single":[104],"mode":[105,108],"burst":[107],"transactions.":[110],"multi-clock":[112],"domain":[113],"has":[116,128],"been":[117,129],"used":[118],"in":[119],"SoC":[126],"verified":[130],"FPGA":[132],"board.":[133]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}