{"id":"https://openalex.org/W1998352674","doi":"https://doi.org/10.1109/apccas.2012.6419055","title":"A modularized 3D heterogeneous system integration platform","display_name":"A modularized 3D heterogeneous system integration platform","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1998352674","doi":"https://doi.org/10.1109/apccas.2012.6419055","mag":"1998352674"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2012.6419055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101901556","display_name":"Chun-Ming Huang","orcid":"https://orcid.org/0000-0001-7973-9112"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Ming Huang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039735116","display_name":"Chih-Chyau Yang","orcid":"https://orcid.org/0000-0001-6508-8160"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Chyau Yang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103047746","display_name":"Chien\u2010Ming Wu","orcid":"https://orcid.org/0000-0001-9295-7181"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chien-Ming Wu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006633881","display_name":"Chih-Hsing Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Hsing Lin","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071430405","display_name":"Chun\u2010Chieh Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Chieh Chiu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yi-Jun Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yi-Jun Liu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012979818","display_name":"Chun-Chieh Chu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Chieh Chu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090554897","display_name":"Nien-Hsiang Chang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nien-Hsiang Chang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077136084","display_name":"Wen-Ching Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wen-Ching Chen","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7453,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72632635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"396","last_page":"399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5989684462547302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5751166343688965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5611960291862488},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5214887857437134},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5188397169113159},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5142707228660583},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5048883557319641},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.49924802780151367},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3357287049293518},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3288627862930298}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5989684462547302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5751166343688965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5611960291862488},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5214887857437134},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5188397169113159},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5142707228660583},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5048883557319641},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.49924802780151367},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3357287049293518},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3288627862930298},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2012.6419055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2112267375","https://openalex.org/W2118339691","https://openalex.org/W2150663993","https://openalex.org/W2162208141","https://openalex.org/W2168736941","https://openalex.org/W6684268838"],"related_works":["https://openalex.org/W1569711686","https://openalex.org/W1885164404","https://openalex.org/W2204754129","https://openalex.org/W2146609198","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"modularized":[4],"three-dimensional":[5],"(3D)":[6],"heterogeneous":[7,41],"system":[8,37,42,54,63],"integration":[9],"platform":[10,20,38],"architecture,":[11],"namely,":[12],"MorPACK":[13,19,35,81,136],"(morphing":[14],"package).":[15],"The":[16,83],"architecture":[17],"of":[18,53,78,87,143],"achieves":[21],"high":[22],"performance":[23,141],"and":[24,57,65],"function":[25],"flexibility":[26],"with":[27,108],"low":[28],"silicon":[29,85],"area":[30,86,112],"cost":[31,132],"by":[32,62,119,134],"sharing":[33],"the":[34,51,59,76,79,98,109,124,135,150],"common":[36],"(CSP)":[39],"on":[40],"integration.":[43],"An":[44],"efficient":[45],"reconfiguration":[46],"is":[47,90],"enabled":[48],"thanks":[49],"to":[50,74],"use":[52],"bus":[55],"interfaces":[56],"exchange":[58],"bare":[60],"die/module":[61],"dividing":[64],"tri-state":[66],"interface":[67],"connecting.":[68],"Six":[69],"SoC":[70],"projects/designs":[71],"are":[72,129],"implemented":[73],"demonstrate":[75],"effectiveness":[77],"proposed":[80],"platform.":[82,137],"average":[84],"each":[88],"project":[89],"about":[91],"122.59":[92],"mm":[93,114],"<sup":[94,115],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[95,116],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[96,117],"using":[97],"TSMC":[99],"90":[100],"nm":[101],"CMOS":[102],"generic":[103],"logic":[104],"process":[105],"technology.":[106],"Compared":[107],"total":[110],"chip":[111],"587.44":[113],"obtained":[118],"implementing":[120],"these":[121],"projects":[122],"separately,":[123],"results":[125],"show":[126],"that":[127],"there":[128],"79.13%":[130],"fabrication":[131],"reduced":[133],"Besides,":[138],"around":[139],"60%":[140],"improvement":[142],"operation":[144],"frequency":[145],"can":[146],"be":[147],"benefited":[148],"from":[149],"3D-stacking":[151],"technique.":[152]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}