{"id":"https://openalex.org/W2006919485","doi":"https://doi.org/10.1109/apccas.2012.6419053","title":"Intrinsic capacitance extraction and estimation for system-on-chip power delivery development","display_name":"Intrinsic capacitance extraction and estimation for system-on-chip power delivery development","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2006919485","doi":"https://doi.org/10.1109/apccas.2012.6419053","mag":"2006919485"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2012.6419053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080247794","display_name":"Li Chuang Quek","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY","US"],"is_corresponding":true,"raw_author_name":"Li Chuang Quek","raw_affiliation_strings":["Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia"],"affiliations":[{"raw_affiliation_string":"Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068434483","display_name":"Bok Eng Cheah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Bok Eng Cheah","raw_affiliation_strings":["Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia"],"affiliations":[{"raw_affiliation_string":"Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031373602","display_name":"W.L. Lee","orcid":"https://orcid.org/0000-0001-5669-2809"},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Wai Ling Lee","raw_affiliation_strings":["Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia"],"affiliations":[{"raw_affiliation_string":"Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078198649","display_name":"Weng Chong Sam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Weng Chong Sam","raw_affiliation_strings":["Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia"],"affiliations":[{"raw_affiliation_string":"Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Microelectronics (M) Sdn Bhd, Bayan Lepas FIZ, Phase 3, Halaman Kampung Jawa, 11900 Penang, Malaysia","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5080247794"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67347916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"388","last_page":"391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.8501503467559814},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.6548440456390381},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.6426210403442383},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5711348652839661},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.4761783480644226},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.4739380180835724},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45806553959846497},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42921513319015503},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38594090938568115},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3331262469291687},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3193417191505432},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2977107763290405},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13921314477920532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11576709151268005},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.10231414437294006},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.10072749853134155}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.8501503467559814},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6548440456390381},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.6426210403442383},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5711348652839661},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.4761783480644226},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.4739380180835724},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45806553959846497},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42921513319015503},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38594090938568115},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3331262469291687},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3193417191505432},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2977107763290405},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13921314477920532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11576709151268005},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.10231414437294006},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.10072749853134155},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2012.6419053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2012.6419053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2040534249","https://openalex.org/W2088465583","https://openalex.org/W2155289070","https://openalex.org/W4301349926","https://openalex.org/W6672247560"],"related_works":["https://openalex.org/W2129337500","https://openalex.org/W63447294","https://openalex.org/W1973000679","https://openalex.org/W2068547800","https://openalex.org/W2114312831","https://openalex.org/W3082795214","https://openalex.org/W3215101624","https://openalex.org/W4256385015","https://openalex.org/W2106005208","https://openalex.org/W2022229804"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,14,27,52,72],"methodology":[4],"of":[5,17,26,51,68],"on-die":[6,38],"parasitic":[7],"intrinsic":[8,28,69],"capacitance":[9,29,40,70,75],"extraction":[10],"and":[11,21,36,55,61,76],"estimation":[12,25],"at":[13],"early":[15],"phase":[16],"system-on-chip":[18],"(SOC)":[19],"design":[20,82],"development":[22],"cycle.":[23],"Accurate":[24],"is":[30,59],"critical":[31],"to":[32,71],"prevent":[33],"circuit":[34],"overdesign":[35],"additional":[37],"decoupling":[39],"requirements":[41],"that":[42],"could":[43],"result":[44],"in":[45,64,87],"larger":[46],"silicon":[47,56],"footprint.":[48],"The":[49],"correlation":[50],"simulated":[53],"results":[54],"measurement":[57],"data":[58],"presented":[60],"further":[62],"discussed":[63],"this":[65,88],"study.":[66],"Impacts":[67],"power":[73],"delivery":[74],"overall":[77],"intellectual":[78],"property":[79],"(IP)":[80],"block":[81],"optimization":[83],"are":[84],"also":[85],"enveloped":[86],"paper.":[89]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}