{"id":"https://openalex.org/W1986389974","doi":"https://doi.org/10.1109/apccas.2010.5775086","title":"Interconnect area, delay and area-delay optimization for multi-level signaling on-chip bus","display_name":"Interconnect area, delay and area-delay optimization for multi-level signaling on-chip bus","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W1986389974","doi":"https://doi.org/10.1109/apccas.2010.5775086","mag":"1986389974"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5775086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040051856","display_name":"Mai Y. Ching","orcid":null},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Mai Y. Ching","raw_affiliation_strings":["Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","institution_ids":["https://openalex.org/I130343225"]},{"raw_affiliation_string":"Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA","institution_ids":["https://openalex.org/I130343225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057342635","display_name":"Ang T. Boon","orcid":null},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Ang T. Boon","raw_affiliation_strings":["Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","institution_ids":["https://openalex.org/I130343225"]},{"raw_affiliation_string":"Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA","institution_ids":["https://openalex.org/I130343225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083643182","display_name":"Chin K. Yeong","orcid":null},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Chin K. Yeong","raw_affiliation_strings":["Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","institution_ids":["https://openalex.org/I130343225"]},{"raw_affiliation_string":"Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA","institution_ids":["https://openalex.org/I130343225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050406307","display_name":"Fakhrul Zaman Rokhani","orcid":"https://orcid.org/0000-0001-6449-8184"},"institutions":[{"id":"https://openalex.org/I130343225","display_name":"Universiti Putra Malaysia","ror":"https://ror.org/02e91jd64","country_code":"MY","type":"education","lineage":["https://openalex.org/I130343225"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Fakhrul Z. Rokhani","raw_affiliation_strings":["Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, Malaysia","institution_ids":["https://openalex.org/I130343225"]},{"raw_affiliation_string":"Dept. of Computer and Communication System Engineering, Faculty of Engineering, Universiti Putra Malaysia, MALAYSIA","institution_ids":["https://openalex.org/I130343225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040051856"],"corresponding_institution_ids":["https://openalex.org/I130343225"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11170476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1143","last_page":"1146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.8079910278320312},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6517930626869202},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.578357458114624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5449979305267334},{"id":"https://openalex.org/keywords/busbar","display_name":"Busbar","score":0.4767771065235138},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4440476894378662},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43127143383026123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25603407621383667},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23391270637512207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2265932261943817},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13603782653808594},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05989846587181091}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.8079910278320312},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6517930626869202},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.578357458114624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5449979305267334},{"id":"https://openalex.org/C192690417","wikidata":"https://www.wikidata.org/wiki/Q1030817","display_name":"Busbar","level":2,"score":0.4767771065235138},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4440476894378662},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43127143383026123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25603407621383667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23391270637512207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2265932261943817},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13603782653808594},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05989846587181091},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/apccas.2010.5775086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:psasir.upm.edu.my:68598","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196260","display_name":"Universiti Putra Malaysia Institutional Repository (Universiti Putra Malaysia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130343225","host_organization_name":"Universiti Putra Malaysia","host_organization_lineage":["https://openalex.org/I130343225"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1692985438","https://openalex.org/W2069162780","https://openalex.org/W2118186401","https://openalex.org/W2125788370","https://openalex.org/W2130315896","https://openalex.org/W2162523242","https://openalex.org/W2539306449","https://openalex.org/W6678959372","https://openalex.org/W6728915100"],"related_works":["https://openalex.org/W2543161328","https://openalex.org/W2152695672","https://openalex.org/W4242813950","https://openalex.org/W1991973217","https://openalex.org/W2084737927","https://openalex.org/W2157788653","https://openalex.org/W2018755015","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2136854845"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,15,27,34,39,56,65],"technique":[4,54],"of":[5,20],"optimal":[6],"interconnects":[7],"width":[8],"and":[9,18,61],"spacing":[10],"is":[11,47],"analyzed":[12],"to":[13,63],"reduce":[14],"area,":[16],"delay":[17,28,62],"area-delay-product":[19],"multi-level":[21],"signaling":[22],"on-chip":[23,37],"bus.":[24],"To":[25],"capture":[26],"impact":[29],"from":[30],"cross-coupling":[31],"capacitance":[32],"in":[33],"deep":[35],"sub-micron":[36],"bus,":[38],"Miller":[40],"Capacitance":[41],"Factor":[42],"(MCF)":[43],"for":[44],"4-level":[45],"signals":[46],"developed.":[48],"Results":[49],"show":[50],"that":[51],"our":[52],"proposed":[53],"reveals":[55],"trade-off":[57],"between":[58],"bus":[59,67],"area":[60],"achieve":[64],"optimized":[66],"configuration.":[68]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}