{"id":"https://openalex.org/W2168179048","doi":"https://doi.org/10.1109/apccas.2010.5775082","title":"Synchronization and power integrity issues in 3-D ICs","display_name":"Synchronization and power integrity issues in 3-D ICs","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2168179048","doi":"https://doi.org/10.1109/apccas.2010.5775082","mag":"2168179048"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5775082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/162438","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100385218","display_name":"Xu Hu","orcid":"https://orcid.org/0000-0002-4030-4899"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hu Xu","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039157502","display_name":"Ioannis Tsioutsios","orcid":"https://orcid.org/0000-0003-2467-3325"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ioannis Tsioutsios","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031542707"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.5882,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74368405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"45","issue":null,"first_page":"536","last_page":"539"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.887690544128418},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7989910840988159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6287524700164795},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5277151465415955},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4803532361984253},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4767809212207794},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45769673585891724},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4308600127696991},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3873662054538727},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3810306191444397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2563059329986572},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2456476390361786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21648898720741272},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.19215282797813416},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16974753141403198}],"concepts":[{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.887690544128418},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7989910840988159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6287524700164795},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5277151465415955},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4803532361984253},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4767809212207794},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45769673585891724},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4308600127696991},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3873662054538727},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3810306191444397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2563059329986572},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2456476390361786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21648898720741272},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.19215282797813416},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16974753141403198},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/apccas.2010.5775082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/1447ea74-2718-420c-b75f-88a5d86f02b5","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/1447ea74-2718-420c-b75f-88a5d86f02b5","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Pavlidis, V F, Xu, H, Tsioutsios, I & De Micheli, G 2010, Synchronization and power integrity issues in 3-D ICs. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS|IEEE Aisa Pac. Conf. Circuits Syst. Proc. APCCAS. IEEE, pp. 536-539, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, 1/07/10. https://doi.org/10.1109/APCCAS.2010.5775082","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.369.3407","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.369.3407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.man.ac.uk/%7Epavlidiv/pubs/APCCAS_10.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:162438","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/162438","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:pure.atira.dk:publications/1447ea74-2718-420c-b75f-88a5d86f02b5","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/synchronization-and-power-integrity-issues-in-3d-ics(1447ea74-2718-420c-b75f-88a5d86f02b5).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pavlidis, V F, Xu, H, Tsioutsios, I & De Micheli, G 2010, Synchronization and power integrity issues in 3-D ICs. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS|IEEE Aisa Pac. Conf. Circuits Syst. Proc. APCCAS. IEEE, pp. 536-539, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, 1/07/10. https://doi.org/10.1109/APCCAS.2010.5775082","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:162438","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/162438","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2026717319","https://openalex.org/W2060651509","https://openalex.org/W2080299663","https://openalex.org/W2103714239","https://openalex.org/W2109314689","https://openalex.org/W2115246441","https://openalex.org/W2116296320","https://openalex.org/W2116426145","https://openalex.org/W2121527752","https://openalex.org/W2129008162","https://openalex.org/W2129711876","https://openalex.org/W2129785295","https://openalex.org/W2145135695","https://openalex.org/W2147890024","https://openalex.org/W2149033245","https://openalex.org/W2155707315","https://openalex.org/W2163273848","https://openalex.org/W2164515066","https://openalex.org/W2169783318","https://openalex.org/W2481508967","https://openalex.org/W3143351594","https://openalex.org/W3146779744"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2126420455","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W2338273177","https://openalex.org/W2051928579","https://openalex.org/W2547504102","https://openalex.org/W3047088815","https://openalex.org/W2470954454","https://openalex.org/W2587180584"],"abstract_inverted_index":{"Several":[0],"challenges":[1],"should":[2],"be":[3],"resolved":[4],"for":[5,70],"three-dimensional":[6],"integration":[7],"to":[8,10,27,50],"evolve":[9],"a":[11],"mainstream":[12],"technology.":[13],"Among":[14],"these":[15,51],"challenges,":[16],"the":[17,28,32,43,46,65,71],"issues":[18],"of":[19,34,42,45,73],"synchronization":[20,75],"and":[21,31,60,68,76],"power":[22,77],"integrity":[23],"become":[24],"predominant":[25],"due":[26],"multiple":[29],"planes":[30],"heterogeneity":[33],"3-D":[35,81],"circuits.":[36,82],"The":[37],"paper":[38],"offers":[39],"an":[40],"overview":[41],"state":[44],"art":[47],"research":[48],"related":[49],"global":[52],"in":[53,80],"nature":[54],"issues.":[55],"Experimental":[56],"results,":[57],"design":[58,72],"techniques,":[59],"models":[61],"are":[62],"discussed":[63],"highlighting":[64],"possible":[66],"means":[67],"requirements":[69],"reliable":[74],"distribution":[78],"schemes":[79]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}