{"id":"https://openalex.org/W2159058323","doi":"https://doi.org/10.1109/apccas.2010.5775042","title":"Embedded compiler optimization for communication applications","display_name":"Embedded compiler optimization for communication applications","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2159058323","doi":"https://doi.org/10.1109/apccas.2010.5775042","mag":"2159058323"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5775042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5118899030","display_name":"Jong\u2010Yeol Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jong-Yeol Lee","raw_affiliation_strings":["Division of Electronics and Information Engineering, Chonbuk National University of Korea, Jeonju, South Korea"],"affiliations":[{"raw_affiliation_string":"Division of Electronics and Information Engineering, Chonbuk National University of Korea, Jeonju, South Korea","institution_ids":["https://openalex.org/I80611190"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084166677","display_name":"Won-Yong Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won-Yong Yang","raw_affiliation_strings":["Division of Electronics and Information Engineering, Chonbuk National University of Korea, Jeonju, South Korea"],"affiliations":[{"raw_affiliation_string":"Division of Electronics and Information Engineering, Chonbuk National University of Korea, Jeonju, South Korea","institution_ids":["https://openalex.org/I80611190"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5118899030"],"corresponding_institution_ids":["https://openalex.org/I80611190"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18088079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"520","last_page":"523"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8699650764465332},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.6991879940032959},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6286559104919434},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5745308995246887},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5504787564277649},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5387870073318481},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5365228056907654},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.475015252828598},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.4723307490348816},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47168853878974915},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.46014344692230225},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4271281063556671},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32884112000465393},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2016470730304718},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.12251478433609009},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11477112770080566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10682812333106995}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8699650764465332},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.6991879940032959},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6286559104919434},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5745308995246887},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5504787564277649},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5387870073318481},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5365228056907654},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.475015252828598},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.4723307490348816},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47168853878974915},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.46014344692230225},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4271281063556671},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32884112000465393},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2016470730304718},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.12251478433609009},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11477112770080566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10682812333106995},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5775042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W34041591","https://openalex.org/W1986997541","https://openalex.org/W1987225815","https://openalex.org/W1998044834","https://openalex.org/W2103552119","https://openalex.org/W2104891966","https://openalex.org/W2108861994","https://openalex.org/W2134813098","https://openalex.org/W4234197339","https://openalex.org/W4237927828"],"related_works":["https://openalex.org/W1482854495","https://openalex.org/W2091058226","https://openalex.org/W4242280734","https://openalex.org/W2293260404","https://openalex.org/W2172096703","https://openalex.org/W172319129","https://openalex.org/W1989702012","https://openalex.org/W4243103922","https://openalex.org/W2118219998","https://openalex.org/W4242404469"],"abstract_inverted_index":{"Nowadays":[0],"embedded":[1],"processor":[2],"manufactures":[3],"extend":[4],"their":[5],"architectures":[6],"to":[7,70],"include":[8],"blocks":[9,19],"that":[10,76],"perform":[11],"digital":[12,31],"signal":[13,32],"processing":[14],"functions.":[15],"One":[16],"of":[17,51,74,103],"these":[18],"is":[20],"address":[21,63],"generation":[22,43,65],"units":[23],"(AGUs)":[24],"which":[25],"have":[26],"been":[27],"typically":[28],"provided":[29],"in":[30,41,92,105],"processors":[33],"(DSPs).":[34],"The":[35],"AGUs":[36],"play":[37],"an":[38,61,93],"important":[39],"role":[40],"code":[42,64],"for":[44,67],"communication":[45,68],"applications":[46,69],"where":[47],"a":[48],"large":[49],"number":[50,73],"memory":[52,78],"accesses":[53],"are":[54],"made.":[55],"In":[56],"this":[57],"paper":[58],"we":[59],"propose":[60],"effective":[62],"approach":[66],"minimize":[71],"the":[72,106],"instructions":[75],"calculate":[77],"address.":[79],"Our":[80],"work":[81],"tightly":[82],"couples":[83],"offset":[84],"assignment":[85],"(OA)":[86],"with":[87,98],"modify":[88],"register":[89],"optimization":[90],"(MRO)":[91],"iterative":[94],"framework.":[95],"Experimental":[96],"results":[97],"benchmarks":[99],"show":[100],"average":[101],"improvements":[102],"29%":[104],"addressing":[107],"cost":[108],"over":[109],"previous":[110],"approaches.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}