{"id":"https://openalex.org/W2127991321","doi":"https://doi.org/10.1109/apccas.2010.5775035","title":"Panning sorter: A minimal-size architecture for hardware implementation of 2D Data Sorting Coprocessors","display_name":"Panning sorter: A minimal-size architecture for hardware implementation of 2D Data Sorting Coprocessors","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2127991321","doi":"https://doi.org/10.1109/apccas.2010.5775035","mag":"2127991321"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5775035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064753506","display_name":"Volnei A. Pedroni","orcid":null},"institutions":[{"id":"https://openalex.org/I1283613182","display_name":"Universidade Tecnol\u00f3gica Federal do Paran\u00e1","ror":"https://ror.org/002v2kq79","country_code":"BR","type":"education","lineage":["https://openalex.org/I1283613182"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Volnei A. Pedroni","raw_affiliation_strings":["LME-Laboratory of Microelectronics, Universidade Tecnologica Federal Parana, Brazil","LME - Laboratory of Microelectronics, UTFPR - Universidade Tecnol\u00f3gica Federal - Paran\u00e1 Av. 7 de Setembro, 3165, 80230-901 Curitiba Brazil"],"affiliations":[{"raw_affiliation_string":"LME-Laboratory of Microelectronics, Universidade Tecnologica Federal Parana, Brazil","institution_ids":["https://openalex.org/I1283613182"]},{"raw_affiliation_string":"LME - Laboratory of Microelectronics, UTFPR - Universidade Tecnol\u00f3gica Federal - Paran\u00e1 Av. 7 de Setembro, 3165, 80230-901 Curitiba Brazil","institution_ids":["https://openalex.org/I1283613182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065225701","display_name":"Ricardo P. Jasinski","orcid":null},"institutions":[{"id":"https://openalex.org/I1283613182","display_name":"Universidade Tecnol\u00f3gica Federal do Paran\u00e1","ror":"https://ror.org/002v2kq79","country_code":"BR","type":"education","lineage":["https://openalex.org/I1283613182"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo P. Jasinski","raw_affiliation_strings":["LME-Laboratory of Microelectronics, Universidade Tecnologica Federal Parana, Brazil","LME - Laboratory of Microelectronics, UTFPR - Universidade Tecnol\u00f3gica Federal - Paran\u00e1 Av. 7 de Setembro, 3165, 80230-901 Curitiba Brazil"],"affiliations":[{"raw_affiliation_string":"LME-Laboratory of Microelectronics, Universidade Tecnologica Federal Parana, Brazil","institution_ids":["https://openalex.org/I1283613182"]},{"raw_affiliation_string":"LME - Laboratory of Microelectronics, UTFPR - Universidade Tecnol\u00f3gica Federal - Paran\u00e1 Av. 7 de Setembro, 3165, 80230-901 Curitiba Brazil","institution_ids":["https://openalex.org/I1283613182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063853141","display_name":"Ricardo U. Pedroni","orcid":null},"institutions":[{"id":"https://openalex.org/I1283613182","display_name":"Universidade Tecnol\u00f3gica Federal do Paran\u00e1","ror":"https://ror.org/002v2kq79","country_code":"BR","type":"education","lineage":["https://openalex.org/I1283613182"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo U. Pedroni","raw_affiliation_strings":["LME-Laboratory of Microelectronics, Universidade Tecnologica Federal Parana, Brazil","LME - Laboratory of Microelectronics, UTFPR - Universidade Tecnol\u00f3gica Federal - Paran\u00e1 Av. 7 de Setembro, 3165, 80230-901 Curitiba Brazil"],"affiliations":[{"raw_affiliation_string":"LME-Laboratory of Microelectronics, Universidade Tecnologica Federal Parana, Brazil","institution_ids":["https://openalex.org/I1283613182"]},{"raw_affiliation_string":"LME - Laboratory of Microelectronics, UTFPR - Universidade Tecnol\u00f3gica Federal - Paran\u00e1 Av. 7 de Setembro, 3165, 80230-901 Curitiba Brazil","institution_ids":["https://openalex.org/I1283613182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064753506"],"corresponding_institution_ids":["https://openalex.org/I1283613182"],"apc_list":null,"apc_paid":null,"fwci":0.9021,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81201526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"47","issue":null,"first_page":"923","last_page":"926"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/panning","display_name":"Panning (audio)","score":0.9280685186386108},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8335968852043152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7511423826217651},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7190062999725342},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.6783056855201721},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5367892980575562},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5025348663330078},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46792152523994446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4253033399581909},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3630395531654358},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12041932344436646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11557546257972717},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0692867636680603}],"concepts":[{"id":"https://openalex.org/C108944566","wikidata":"https://www.wikidata.org/wiki/Q1524510","display_name":"Panning (audio)","level":4,"score":0.9280685186386108},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8335968852043152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7511423826217651},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7190062999725342},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.6783056855201721},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5367892980575562},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5025348663330078},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46792152523994446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4253033399581909},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3630395531654358},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12041932344436646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11557546257972717},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0692867636680603},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C15336307","wikidata":"https://www.wikidata.org/wiki/Q1766051","display_name":"Lens (geology)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C124913957","wikidata":"https://www.wikidata.org/wiki/Q1232548","display_name":"Zoom","level":3,"score":0.0},{"id":"https://openalex.org/C78762247","wikidata":"https://www.wikidata.org/wiki/Q1273174","display_name":"Petroleum engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5775035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1991778656","https://openalex.org/W2097184459","https://openalex.org/W2130201057","https://openalex.org/W2132808830","https://openalex.org/W2140962850","https://openalex.org/W2171533311","https://openalex.org/W6680898941"],"related_works":["https://openalex.org/W2591723141","https://openalex.org/W2053430337","https://openalex.org/W2785782068","https://openalex.org/W2032030284","https://openalex.org/W4300189336","https://openalex.org/W3046792021","https://openalex.org/W3169342585","https://openalex.org/W2159773886","https://openalex.org/W2744841575","https://openalex.org/W2127991321"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,53,56,76],"Panning":[4,58],"Sorter":[5,59],"(PanS),":[6],"a":[7],"new":[8],"architecture":[9,48],"for":[10,81,94],"hardware":[11,79],"implementation":[12,54],"of":[13,55,62,66,84],"compact,":[14],"fast,":[15],"low":[16],"power":[17],"data":[18,64,96],"sorters":[19],"operating":[20],"with":[21,69],"parallel":[22],"inputs.":[23],"The":[24,46],"proposed":[25],"approach":[26],"is":[27,49,75],"compared":[28],"against":[29],"several":[30,95],"other":[31],"contemporary":[32],"implementations":[33,89],"(Systolic,":[34],"Bitonic,":[35],"Weave,":[36],"and":[37],"Insertion":[38],"sorters)":[39],"in":[40,90],"order":[41],"to":[42,52],"demonstrate":[43],"its":[44],"features.":[45],"PanS":[47],"then":[50],"extended":[51],"Minimal-Hardware":[57],"(MH-PanS),":[60],"capable":[61],"sorting":[63],"blocks":[65],"any":[67],"size":[68],"just":[70],"one":[71],"compare-and-swap":[72],"unit,":[73],"which":[74],"absolute":[77],"minimum":[78],"complexity":[80],"this":[82],"kind":[83],"processor.":[85],"Experimental":[86],"results,":[87],"from":[88],"an":[91],"FPGA":[92],"device":[93],"block":[97],"sizes,":[98],"are":[99],"reported.":[100]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}