{"id":"https://openalex.org/W2143994834","doi":"https://doi.org/10.1109/apccas.2010.5775007","title":"Impact of skew and jitter on the performance of VLSI interconnects","display_name":"Impact of skew and jitter on the performance of VLSI interconnects","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2143994834","doi":"https://doi.org/10.1109/apccas.2010.5775007","mag":"2143994834"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5775007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046676363","display_name":"Gargi Khanna","orcid":"https://orcid.org/0000-0002-4464-9755"},"institutions":[{"id":"https://openalex.org/I36909309","display_name":"National Institute of Technology Hamirpur","ror":"https://ror.org/01nc8zs04","country_code":"IN","type":"education","lineage":["https://openalex.org/I36909309","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Gargi Khanna","raw_affiliation_strings":["E&CE Department, National Institute of Technology Hamirpur, India","E&CE department, NIT Hamirpur, India"],"affiliations":[{"raw_affiliation_string":"E&CE Department, National Institute of Technology Hamirpur, India","institution_ids":["https://openalex.org/I36909309"]},{"raw_affiliation_string":"E&CE department, NIT Hamirpur, India","institution_ids":["https://openalex.org/I36909309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015829618","display_name":"Rajeevan Chandel","orcid":"https://orcid.org/0000-0003-2972-323X"},"institutions":[{"id":"https://openalex.org/I36909309","display_name":"National Institute of Technology Hamirpur","ror":"https://ror.org/01nc8zs04","country_code":"IN","type":"education","lineage":["https://openalex.org/I36909309","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajeevan Chandel","raw_affiliation_strings":["E&CE Department, National Institute of Technology Hamirpur, India","E&CE department, NIT Hamirpur, India"],"affiliations":[{"raw_affiliation_string":"E&CE Department, National Institute of Technology Hamirpur, India","institution_ids":["https://openalex.org/I36909309"]},{"raw_affiliation_string":"E&CE department, NIT Hamirpur, India","institution_ids":["https://openalex.org/I36909309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108246949","display_name":"Ashwani Kumar Chandel","orcid":null},"institutions":[{"id":"https://openalex.org/I36909309","display_name":"National Institute of Technology Hamirpur","ror":"https://ror.org/01nc8zs04","country_code":"IN","type":"education","lineage":["https://openalex.org/I36909309","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashwani Kumar Chandel","raw_affiliation_strings":["EEE Department, National Institute of Technology Hamirpur, India","EEE Department, NIT Hamirpur, India"],"affiliations":[{"raw_affiliation_string":"EEE Department, National Institute of Technology Hamirpur, India","institution_ids":["https://openalex.org/I36909309"]},{"raw_affiliation_string":"EEE Department, NIT Hamirpur, India","institution_ids":["https://openalex.org/I36909309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046676363"],"corresponding_institution_ids":["https://openalex.org/I36909309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16684844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1223","last_page":"1226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.895198404788971},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8291899561882019},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8243180513381958},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7390615940093994},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5949077606201172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.57480388879776},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5682085156440735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5664717555046082},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.555357038974762},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5274519920349121},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.46293893456459045},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4278196692466736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19561344385147095},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1941303312778473},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09930437803268433},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08043953776359558}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.895198404788971},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8291899561882019},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8243180513381958},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7390615940093994},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5949077606201172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.57480388879776},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5682085156440735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5664717555046082},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.555357038974762},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5274519920349121},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.46293893456459045},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4278196692466736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19561344385147095},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1941303312778473},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09930437803268433},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08043953776359558},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5775007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7799999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1645268237","https://openalex.org/W1996713763","https://openalex.org/W2063253975","https://openalex.org/W2065293867","https://openalex.org/W2090836092","https://openalex.org/W2104470240","https://openalex.org/W2126796211","https://openalex.org/W2131944832","https://openalex.org/W2133708550","https://openalex.org/W2144302754","https://openalex.org/W2165208933","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W6681611573"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2164834710","https://openalex.org/W2156857157","https://openalex.org/W2076413498","https://openalex.org/W2028052815","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2074584731"],"abstract_inverted_index":{"The":[0,25],"timing":[1,49],"characteristics":[2],"and":[3,19,29,48,53,63,80],"performance":[4,38,68],"of":[5,61,69,77,85],"high-speed":[6],"VLSI":[7,39,70],"circuits":[8],"is":[9,73],"greatly":[10],"dependent":[11,45],"on":[12,46,66],"the":[13,22,32,67,83],"interconnects":[14],"which":[15],"distribute":[16],"power,":[17],"clock":[18],"signal":[20],"to":[21],"entire":[23],"chip.":[24],"delay,":[26],"power":[27],"dissipation":[28],"cross-talk":[30],"are":[31,44,94],"major":[33],"design":[34],"constraints":[35],"for":[36,99],"high":[37],"interconnects.":[40,71],"These":[41],"non-ideal":[42],"effects":[43],"temperature":[47,81],"constraint":[50],"viz.":[51],"skew":[52,62],"jitter.":[54],"This":[55],"paper":[56],"presents":[57],"in":[58],"depth":[59],"analysis":[60],"jitter":[64,79],"variation":[65],"It":[72],"shown":[74],"that":[75],"variations":[76],"skew,":[78],"change":[82],"behaviour":[84],"coupled":[86],"interconnect":[87],"lines":[88],"under":[89],"different":[90],"switching":[91],"patterns.":[92],"Results":[93],"obtained":[95],"using":[96],"SPICE":[97],"simulations":[98],"130nm":[100],"technology":[101],"node.":[102]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}