{"id":"https://openalex.org/W2162682531","doi":"https://doi.org/10.1109/apccas.2010.5775000","title":"Over complementary MOS logic for don't care conditions","display_name":"Over complementary MOS logic for don't care conditions","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2162682531","doi":"https://doi.org/10.1109/apccas.2010.5775000","mag":"2162682531"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5775000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112272977","display_name":"Shun-Wen Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137066","display_name":"Far East University","ror":"https://ror.org/03ms7mr17","country_code":"TW","type":"education","lineage":["https://openalex.org/I4210137066"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shun-Wen Cheng","raw_affiliation_strings":["Department of Electronic Engineering, Far East University, Tainan County, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Far East University, Tainan County, Taiwan","institution_ids":["https://openalex.org/I4210137066"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112272977"],"corresponding_institution_ids":["https://openalex.org/I4210137066"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17421406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"700","last_page":"703"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9722113609313965},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.950918436050415},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6049385070800781},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5631848573684692},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5553240776062012},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.49303552508354187},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47527188062667847},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4692786931991577},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44257956743240356},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4291193187236786},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42523714900016785},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.42508402466773987},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41495466232299805},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3896300196647644},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3838765621185303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27540481090545654},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24785232543945312},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15792790055274963},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12795358896255493}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9722113609313965},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.950918436050415},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6049385070800781},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5631848573684692},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5553240776062012},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.49303552508354187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47527188062667847},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4692786931991577},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44257956743240356},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4291193187236786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42523714900016785},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.42508402466773987},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41495466232299805},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3896300196647644},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3838765621185303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27540481090545654},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24785232543945312},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15792790055274963},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12795358896255493},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5775000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5775000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1485781696","https://openalex.org/W1532830193","https://openalex.org/W2045460788","https://openalex.org/W2129501340","https://openalex.org/W2144613608","https://openalex.org/W6629055951","https://openalex.org/W6631751646"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W4214735176","https://openalex.org/W2601542976","https://openalex.org/W2184476805","https://openalex.org/W2151687972","https://openalex.org/W2774143721","https://openalex.org/W2619968078","https://openalex.org/W2979116331","https://openalex.org/W1593362825","https://openalex.org/W1990901299"],"abstract_inverted_index":{"The":[0,33,99,127],"propagation":[1],"delay":[2],"in":[3,17,152],"CMOS":[4],"gates":[5],"strongly":[6],"depends":[7],"on":[8],"the":[9,18,39,48,54,58,66,71,75,86,103,113,120,133,156],"number":[10,134],"of":[11,74,102,135],"series":[12],"PMOS":[13,34,114,137],"and":[14,20,42,46,57,115,138,144],"NMOS":[15,49,116,139],"transistors":[16],"pull-up":[19],"pull-down":[21],"networks,":[22],"respectively.":[23],"Don't":[24],"care":[25,64],"conditions":[26],"are":[27,80,110],"widely":[28],"used":[29],"for":[30,96],"logic":[31,95,131],"simplification.":[32,98],"block":[35,50,117],"is":[36,51,68,105,158],"built":[37],"by":[38,53,112],"on-set":[40],"(logic-1)":[41],"partial":[43],"don't-care":[44,60,87,108],"terms;":[45],"then":[47],"constructed":[52],"off-set":[55],"(logic-0)":[56],"remnant":[59],"terms.":[61],"We":[62],"don't":[63],"what":[65],"output":[67],"to":[69,83],"be":[70,124],"unused":[72],"combination":[73],"input":[76],"variables":[77],"because":[78],"they":[79],"guaranteed":[81],"never":[82],"happen.":[84],"By":[85],"conditions,":[88],"this":[89],"paper":[90],"proposes":[91],"an":[92],"over-complementary":[93,104,129],"MOS":[94,130],"circuit":[97,121,157],"key":[100],"point":[101],"that":[106],"some":[107],"terms":[109],"selected":[111],"simultaneously.":[118],"Thus":[119],"implementation":[122],"can":[123],"further":[125],"simplified.":[126],"proposed":[128],"reduces":[132],"stacked":[136],"transistor,":[140],"layout":[141],"area":[142],"cost,":[143],"junction":[145],"capacitance.":[146],"It":[147],"also":[148],"decreases":[149],"power":[150],"dissipation":[151],"normal":[153],"condition.":[154],"And":[155],"still":[159],"working":[160],"properly.":[161]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}