{"id":"https://openalex.org/W2120944029","doi":"https://doi.org/10.1109/apccas.2010.5774986","title":"Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs","display_name":"Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2120944029","doi":"https://doi.org/10.1109/apccas.2010.5774986","mag":"2120944029"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038980903","display_name":"Terence Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Terence Chan","raw_affiliation_strings":["Dynetix Design Solutions, Inc., Dublin, CA, USA","Dynetix Design Solutions Inc., Dublin, CALIFORNIA, USA"],"affiliations":[{"raw_affiliation_string":"Dynetix Design Solutions, Inc., Dublin, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Dynetix Design Solutions Inc., Dublin, CALIFORNIA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038980903"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58774212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1179","last_page":"1182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7874596118927002},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.607472836971283},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5392223000526428},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5179385542869568},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5026216506958008},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4629780650138855},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.443955659866333},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4369376003742218},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.43347904086112976},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4223827123641968},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35401052236557007},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23971417546272278},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18301326036453247}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7874596118927002},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.607472836971283},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5392223000526428},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5179385542869568},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5026216506958008},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4629780650138855},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.443955659866333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4369376003742218},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.43347904086112976},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4223827123641968},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35401052236557007},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23971417546272278},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18301326036453247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1517412854","https://openalex.org/W1577348518","https://openalex.org/W2075165742","https://openalex.org/W2165978987","https://openalex.org/W2171267613","https://openalex.org/W2540764461","https://openalex.org/W4232656078","https://openalex.org/W4253669045","https://openalex.org/W6685010867"],"related_works":["https://openalex.org/W1979366174","https://openalex.org/W2104799165","https://openalex.org/W2161167665","https://openalex.org/W2167069814","https://openalex.org/W2084968762","https://openalex.org/W2149478331","https://openalex.org/W3141551763","https://openalex.org/W1984298705","https://openalex.org/W2536819812","https://openalex.org/W2243536805"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"set":[4],"of":[5,55],"state-of-the-art":[6],"race":[7,35,76],"logic":[8,36,77,94],"synthesis":[9],"technologies":[10,29,60,83],"for":[11],"multithreaded/multi-core":[12],"HDL":[13],"(hardware":[14],"description":[15],"language)":[16],"and":[17,68,81,121,123],"ESL":[18],"(electronic":[19],"system":[20],"level)":[21],"simulators,":[22],"such":[23],"as":[24,53],"V2Sim\u2122":[25,31,45],"[1].":[26],"The":[27],"new":[28,104],"aid":[30],"to":[32,66,74,98,114,125],"automatically":[33],"eliminate":[34,75],"in":[37,78,100],"large-scale":[38],"System-on-Chip":[39],"(SoC)":[40],"circuits":[41,72],"[2.3],":[42],"so":[43],"that":[44,54,95],"multithreaded":[46],"simulation":[47,88],"results":[48],"will":[49],"be":[50,108],"the":[51,59,82,92,103],"same":[52],"1-CPU":[56],"simulation.":[57,101],"Furthermore,":[58],"do":[61],"not":[62],"require":[63],"SoC":[64,71,93,112,118],"designers":[65,113],"audit":[67],"fix":[69],"their":[70,79,117],"manually":[73],"designs;":[80],"can":[84,107],"further":[85],"speedup":[86],"V2sim\u2122":[87,96,106],"performance":[89],"by":[90,111],"reducing":[91],"needs":[97],"process":[99],"With":[102],"technologies,":[105],"readily":[109],"used":[110],"significantly":[115],"reduce":[116],"development":[119],"time":[120,124],"costs,":[122],"market.":[126]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}