{"id":"https://openalex.org/W2120279355","doi":"https://doi.org/10.1109/apccas.2010.5774968","title":"A highly linear open-loop high-speed CMOS sample-and-hold","display_name":"A highly linear open-loop high-speed CMOS sample-and-hold","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2120279355","doi":"https://doi.org/10.1109/apccas.2010.5774968","mag":"2120279355"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000626357","display_name":"Morteza Mousazadeh","orcid":"https://orcid.org/0000-0003-0699-5208"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Morteza Mousazadeh","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran","Urmia University, Microelectronics Research Laboratory, West Azerbaijan 53139, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University, Microelectronics Research Laboratory, West Azerbaijan 53139, Iran","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113819759","display_name":"Khayrollah Hadidi","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Khayrollah Hadidi","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran","Urmia University, Microelectronics Research Laboratory, West Azerbaijan 53139, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University, Microelectronics Research Laboratory, West Azerbaijan 53139, Iran","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035961114","display_name":"Abdollah Khoei","orcid":"https://orcid.org/0000-0002-2715-9762"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Abdollah Khoei","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran","Urmia University, Microelectronics Research Laboratory, West Azerbaijan 53139, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University, Microelectronics Research Laboratory, West Azerbaijan 53139, Iran","institution_ids":["https://openalex.org/I38476204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000626357"],"corresponding_institution_ids":["https://openalex.org/I38476204"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.16686577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"228","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8664368391036987},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.8182088136672974},{"id":"https://openalex.org/keywords/open-loop-controller","display_name":"Open-loop controller","score":0.6320814490318298},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.619522750377655},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.6170311570167542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5174739956855774},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.5047446489334106},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.5046480894088745},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.4657754600048065},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43057286739349365},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4294581413269043},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4259692132472992},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.34603744745254517},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3180140256881714},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2515221834182739},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2387160062789917},{"id":"https://openalex.org/keywords/closed-loop","display_name":"Closed loop","score":0.21432310342788696},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17602691054344177},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14747673273086548},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08492207527160645},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.08313924074172974}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8664368391036987},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.8182088136672974},{"id":"https://openalex.org/C161362739","wikidata":"https://www.wikidata.org/wiki/Q2301555","display_name":"Open-loop controller","level":3,"score":0.6320814490318298},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.619522750377655},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.6170311570167542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5174739956855774},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.5047446489334106},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.5046480894088745},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.4657754600048065},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43057286739349365},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4294581413269043},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4259692132472992},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.34603744745254517},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3180140256881714},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2515221834182739},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2387160062789917},{"id":"https://openalex.org/C3019251811","wikidata":"https://www.wikidata.org/wiki/Q5135346","display_name":"Closed loop","level":2,"score":0.21432310342788696},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17602691054344177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14747673273086548},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08492207527160645},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.08313924074172974},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W430668064","https://openalex.org/W1485747313","https://openalex.org/W1559514567","https://openalex.org/W1976886644","https://openalex.org/W2026302983","https://openalex.org/W2109127399"],"related_works":["https://openalex.org/W2368043784","https://openalex.org/W2576230203","https://openalex.org/W3015557210","https://openalex.org/W2009568739","https://openalex.org/W1570358496","https://openalex.org/W2210983845","https://openalex.org/W2119667497","https://openalex.org/W2393783098","https://openalex.org/W2547040825","https://openalex.org/W2153002160"],"abstract_inverted_index":{"This":[0],"paper":[1,37],"presents":[2],"an":[3,16],"open":[4],"loop":[5],"high":[6],"speed":[7],"CMOS":[8,80],"sample":[9],"and":[10,19,69],"hold":[11],"with":[12,47],"improved":[13,48],"linearity.":[14],"Previously,":[15],"open-loop":[17],"S/H":[18,61],"a":[20,38],"method":[21],"of":[22,78],"charge":[23,40],"injection":[24,41],"cancellation":[25,42],"were":[26],"introduced":[27,46],"[1].":[28],"However,":[29],"it":[30],"requires":[31],"many":[32],"clock":[33],"phases.":[34],"In":[35],"this":[36],"new":[39],"scheme":[43],"has":[44],"been":[45],"linearity":[49,64],"than":[50],"the":[51],"previous":[52],"one":[53],"while":[54],"its":[55],"implementation":[56],"is":[57],"simpler.":[58],"The":[59],"proposed":[60],"achieves":[62],"76dB":[63],"at":[65,70],"500MS/s":[66],"sampling":[67],"rate":[68],"nyquist":[71],"input":[72],"frequency":[73],"by":[74],"using":[75],"TSMC":[76],"model":[77],"0.35\u03bcm":[79],"technology.":[81]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}