{"id":"https://openalex.org/W1987020685","doi":"https://doi.org/10.1109/apccas.2010.5774966","title":"A 10-bit 1.25GSample/s partially-segmented D/A Converter for Ultra Wide-Band communication system","display_name":"A 10-bit 1.25GSample/s partially-segmented D/A Converter for Ultra Wide-Band communication system","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W1987020685","doi":"https://doi.org/10.1109/apccas.2010.5774966","mag":"1987020685"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066970910","display_name":"Soon-Ik Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Soon-Ik Cho","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea","School of Electrical Engineering Korea University  Seoul Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"School of Electrical Engineering Korea University  Seoul Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109070384","display_name":"Shin-Il Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I55188197","display_name":"Seokyeong University","ror":"https://ror.org/04x0k0m51","country_code":"KR","type":"education","lineage":["https://openalex.org/I55188197"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shin-Il Lim","raw_affiliation_strings":["Department of Computer Engineering, Seokyeong University, Seoul, South Korea","Department of Computer Engineering, Seokyeong University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Seokyeong University, Seoul, South Korea","institution_ids":["https://openalex.org/I55188197"]},{"raw_affiliation_string":"Department of Computer Engineering, Seokyeong University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I55188197"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040631032","display_name":"Suki Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suki Kim","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea","School of Electrical Engineering Korea University  Seoul Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"School of Electrical Engineering Korea University  Seoul Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5066970910"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.08178012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"378","last_page":"381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7168630361557007},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.703087568283081},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6870387196540833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5821067094802856},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.5649410486221313},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5411142706871033},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.5284711718559265},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.5174563527107239},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5048235058784485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4510691165924072},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.42467713356018066},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3841964304447174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33437779545783997},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.20557671785354614}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7168630361557007},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.703087568283081},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6870387196540833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5821067094802856},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.5649410486221313},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5411142706871033},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.5284711718559265},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.5174563527107239},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5048235058784485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4510691165924072},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.42467713356018066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3841964304447174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33437779545783997},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.20557671785354614},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322093","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10"},{"id":"https://openalex.org/F4320328988","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1575202549","https://openalex.org/W1982048654","https://openalex.org/W2036304758","https://openalex.org/W2098418255","https://openalex.org/W2160616788","https://openalex.org/W2506004921","https://openalex.org/W4236480226"],"related_works":["https://openalex.org/W2025217054","https://openalex.org/W2019115495","https://openalex.org/W2153793371","https://openalex.org/W2895700181","https://openalex.org/W2027800196","https://openalex.org/W2409948485","https://openalex.org/W3009663956","https://openalex.org/W3023578650","https://openalex.org/W2904869669","https://openalex.org/W2035972461"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,16],"10-bit":[4],"1.25GSample/s":[5],"partially-segmented":[6],"D/A":[7,40,70],"converter":[8,41,71],"for":[9],"Ultra":[10],"Wide-Band":[11],"communication":[12],"system":[13],"fabricated":[14],"in":[15,52],"digital":[17],"0.18um":[18],"1-poly":[19],"6-metal":[20],"standard":[21],"CMOS":[22],"technology.":[23],"To":[24],"achieve":[25],"low":[26],"power":[27,81],"consumption":[28],"and":[29,48,90],"small":[30],"chip":[31,100],"area":[32,101],"with":[33,79],"good":[34,59],"linearity":[35,60],"we":[36,44],"employ":[37],"partially":[38],"segmented":[39],"architecture.":[42],"Also,":[43],"use":[45],"deglitch":[46],"circuit":[47],"common-centroid":[49],"layout":[50],"scheme":[51],"the":[53,62,68,91],"current":[54],"cell":[55],"matrix":[56],"to":[57],"obtain":[58],"of":[61],"converter.":[63],"Simulation":[64],"results":[65],"show":[66],"that":[67],"implemented":[69],"has":[72],"73dB":[73],"SFDR":[74],"at":[75],"426MHz":[76],"input":[77],"signal":[78],"49.5mW":[80],"consumption.":[82],"The":[83,98],"maximum":[84,92],"integral":[85],"nonlinearity":[86,94],"(INL)":[87],"is":[88,96,102],"0.3LSB":[89],"differential":[93],"(DNL)":[95],"0.15LSB.":[97],"active":[99],"2.21mm":[103],"<sup":[104],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[105],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[106],".":[107]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}