{"id":"https://openalex.org/W2123477870","doi":"https://doi.org/10.1109/apccas.2010.5774957","title":"A multiphase all-digital delay-locked loop with reuse SAR","display_name":"A multiphase all-digital delay-locked loop with reuse SAR","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2123477870","doi":"https://doi.org/10.1109/apccas.2010.5774957","mag":"2123477870"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085102729","display_name":"Pao-Lung Chen","orcid":"https://orcid.org/0000-0002-3848-4253"},"institutions":[{"id":"https://openalex.org/I109289231","display_name":"National Kaohsiung First University of Science and Technology","ror":"https://ror.org/03858r716","country_code":"TW","type":"education","lineage":["https://openalex.org/I109289231"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Pao-Lung Chen","raw_affiliation_strings":["Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan","Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Road, Nanzih District, 811, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I109289231"]},{"raw_affiliation_string":"Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Road, Nanzih District, 811, Taiwan, R.O.C","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013008269","display_name":"Tzu-Siang Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I109289231","display_name":"National Kaohsiung First University of Science and Technology","ror":"https://ror.org/03858r716","country_code":"TW","type":"education","lineage":["https://openalex.org/I109289231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tzu-Siang Wang","raw_affiliation_strings":["Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan","Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Road, Nanzih District, 811, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I109289231"]},{"raw_affiliation_string":"Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Road, Nanzih District, 811, Taiwan, R.O.C","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031604311","display_name":"Jyun-Han Ciou","orcid":null},"institutions":[{"id":"https://openalex.org/I109289231","display_name":"National Kaohsiung First University of Science and Technology","ror":"https://ror.org/03858r716","country_code":"TW","type":"education","lineage":["https://openalex.org/I109289231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jyun-Han Ciou","raw_affiliation_strings":["Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan","Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Road, Nanzih District, 811, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I109289231"]},{"raw_affiliation_string":"Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Road, Nanzih District, 811, Taiwan, R.O.C","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085102729"],"corresponding_institution_ids":["https://openalex.org/I109289231"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15881801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"34","issue":null,"first_page":"943","last_page":"946"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.8282331228256226},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.667539119720459},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6643316745758057},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5943962931632996},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5256898403167725},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5178287625312805},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4905392527580261},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4684826135635376},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4533824026584625},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.405460000038147},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24317261576652527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18594908714294434},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1322241723537445},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10048288106918335}],"concepts":[{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.8282331228256226},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.667539119720459},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6643316745758057},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5943962931632996},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5256898403167725},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5178287625312805},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4905392527580261},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4684826135635376},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4533824026584625},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.405460000038147},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24317261576652527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18594908714294434},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1322241723537445},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10048288106918335},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1515530584","https://openalex.org/W1790800520","https://openalex.org/W2005421687","https://openalex.org/W2018092108","https://openalex.org/W2059008798","https://openalex.org/W2072988589","https://openalex.org/W2114953806","https://openalex.org/W2128454075","https://openalex.org/W2128483612","https://openalex.org/W2132604329","https://openalex.org/W2143232235","https://openalex.org/W2147436327","https://openalex.org/W2147912039","https://openalex.org/W6631019475","https://openalex.org/W6638299517","https://openalex.org/W6665497656"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2065391525","https://openalex.org/W2353997301","https://openalex.org/W2118008391"],"abstract_inverted_index":{"A":[0],"multiphase":[1],"all-digital":[2],"delay-locked":[3],"loop":[4],"(DLL)":[5],"with":[6,12,32],"reuse":[7,19],"SAR":[8,35],"has":[9,45],"been":[10],"designed":[11],"TSMC":[13],"0.18\u03bcm":[14],"CMOS":[15],"technology.":[16],"The":[17,40,63],"proposed":[18],"successive":[20],"approximation":[21],"register":[22],"(Reuse":[23],"SAR)":[24],"reduces":[25],"the":[26],"hardware":[27],"cost":[28],"effectively":[29],"as":[30],"compared":[31],"a":[33,37],"conventional":[34],"or":[36],"two-stage":[38],"SAR.":[39],"digital":[41],"to":[42,55],"voltage":[43,57,59],"convertor":[44],"six":[46,51],"coarse":[47],"controlled":[48,53,60],"bits":[49,54],"and":[50,72],"fine":[52],"adjust":[56],"for":[58],"delay":[61],"line.":[62],"core":[64],"area":[65],"is":[66,75],"206.8":[67],"\u03bcm":[68,71],"\u00d7":[69],"217.4":[70],"power":[73],"consumption":[74],"22.6":[76],"mW":[77],"at":[78],"125":[79],"MHz.":[80]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}