{"id":"https://openalex.org/W2132251681","doi":"https://doi.org/10.1109/apccas.2010.5774947","title":"Optimizing APT product in MBFA topologies","display_name":"Optimizing APT product in MBFA topologies","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2132251681","doi":"https://doi.org/10.1109/apccas.2010.5774947","mag":"2132251681"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045980062","display_name":"Prashant Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I98389781","display_name":"Dhirubhai Ambani Institute of Information and Communication Technology","ror":"https://ror.org/02d5b7g69","country_code":"IN","type":"education","lineage":["https://openalex.org/I98389781"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Prashant Garg","raw_affiliation_strings":["Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)"],"affiliations":[{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","institution_ids":["https://openalex.org/I98389781"]},{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)","institution_ids":["https://openalex.org/I98389781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000815464","display_name":"Neeraj K. Chasta","orcid":null},"institutions":[{"id":"https://openalex.org/I98389781","display_name":"Dhirubhai Ambani Institute of Information and Communication Technology","ror":"https://ror.org/02d5b7g69","country_code":"IN","type":"education","lineage":["https://openalex.org/I98389781"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Chasta","raw_affiliation_strings":["Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)"],"affiliations":[{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","institution_ids":["https://openalex.org/I98389781"]},{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)","institution_ids":["https://openalex.org/I98389781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034765402","display_name":"Mohit Maheshwari","orcid":"https://orcid.org/0000-0003-1844-0277"},"institutions":[{"id":"https://openalex.org/I98389781","display_name":"Dhirubhai Ambani Institute of Information and Communication Technology","ror":"https://ror.org/02d5b7g69","country_code":"IN","type":"education","lineage":["https://openalex.org/I98389781"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohit Maheshwari","raw_affiliation_strings":["Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)"],"affiliations":[{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","institution_ids":["https://openalex.org/I98389781"]},{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)","institution_ids":["https://openalex.org/I98389781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056462399","display_name":"D. Nagchoudhuri","orcid":null},"institutions":[{"id":"https://openalex.org/I98389781","display_name":"Dhirubhai Ambani Institute of Information and Communication Technology","ror":"https://ror.org/02d5b7g69","country_code":"IN","type":"education","lineage":["https://openalex.org/I98389781"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipankar Nagchoudhuri","raw_affiliation_strings":["Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)"],"affiliations":[{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India","institution_ids":["https://openalex.org/I98389781"]},{"raw_affiliation_string":"Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat (India)","institution_ids":["https://openalex.org/I98389781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045980062"],"corresponding_institution_ids":["https://openalex.org/I98389781"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16233139,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"212","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8900438547134399},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8238092660903931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7006516456604004},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5939331650733948},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.5618248581886292},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5346056222915649},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5195605754852295},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4890974164009094},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3364594578742981},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33120909333229065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2223110795021057},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1348741054534912}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8900438547134399},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8238092660903931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006516456604004},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5939331650733948},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.5618248581886292},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5346056222915649},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5195605754852295},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4890974164009094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3364594578742981},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33120909333229065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2223110795021057},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1348741054534912},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1992223400","https://openalex.org/W1993091105","https://openalex.org/W2000462061","https://openalex.org/W2006848140","https://openalex.org/W2013398713","https://openalex.org/W2138968074","https://openalex.org/W2157024459","https://openalex.org/W3143002681"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W2183015194","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W2558163707"],"abstract_inverted_index":{"In":[0],"this":[1,130],"paper,":[2],"we":[3,63,92],"propose":[4],"addressing":[5,126],"schemes":[6,127],"to":[7,57,68,87,106],"optimize":[8,69],"Area":[9,43],"Power":[10,44],"Timing":[11,46],"(APT)":[12],"product,":[13],"utilizing":[14],"data":[15,116],"dependency":[16],"in":[17,26,32,120,129,133,146,153],"Majority":[18],"Based":[19],"Full":[20],"Adder":[21],"(MBFA)":[22],"topologies.":[23,90],"With":[24],"advancement":[25],"technology":[27,157],"and":[28,45],"demand":[29],"of":[30,38,82,114,137,142,162],"portability":[31],"applications,":[33],"all":[34,53],"the":[35,54,70,80,101,112],"design":[36,41],"parameters":[37],"a":[39,117,140,159],"digital":[40],"viz.":[42],"requirement":[47,122],"have":[48,64,93],"become":[49],"equally":[50],"important.":[51],"As":[52,91],"three":[55],"need":[56],"be":[58],"as":[59,61,79],"small":[60],"possible,":[62],"focused":[65],"our":[66],"work":[67],"APT":[71],"product.":[72],"MBFA":[73,138],"topologies":[74,108],"promise":[75],"better":[76],"area":[77],"requirements":[78],"number":[81],"transistors":[83],"are":[84,151],"reduced":[85],"compared":[86,105],"conventional":[88],"adder":[89],"realized":[94],"these":[95],"adders":[96,150],"using":[97,158],"single":[98],"Vt":[99],"transistors,":[100],"power":[102,121,135],"consumption":[103,136],"increases":[104],"other":[107],"but":[109],"based":[110],"on":[111],"nature":[113],"incoming":[115],"significant":[118],"improvement":[119],"is":[123],"obtained.":[124],"The":[125,149],"proposed":[128],"paper":[131],"help":[132],"reducing":[134],"by":[139],"factor":[141],"two,":[143],"when":[144],"used":[145],"address":[147],"calculation.":[148],"studied":[152],"180nm":[154],"CMOS":[155],"process":[156],"supply":[160],"voltage":[161],"1.8V.":[163]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}