{"id":"https://openalex.org/W2101309379","doi":"https://doi.org/10.1109/apccas.2010.5774863","title":"Memory size reduction for LDPC layered decoders","display_name":"Memory size reduction for LDPC layered decoders","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2101309379","doi":"https://doi.org/10.1109/apccas.2010.5774863","mag":"2101309379"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101793752","display_name":"Shuang Zhao","orcid":"https://orcid.org/0000-0002-3423-8805"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shuang Zhao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011384237","display_name":"Xiaofang Zhou","orcid":"https://orcid.org/0000-0001-6343-1455"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofang Zhou","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013037777","display_name":"Fanglong Ying","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanglong Ying","raw_affiliation_strings":["Institute of Circuits and System, Ningbo University, Ningbo, China","Institute of Circuits and System, Ningbo University, China"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and System, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]},{"raw_affiliation_string":"Institute of Circuits and System, Ningbo University, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041064476","display_name":"Gerald E. Sobelman","orcid":"https://orcid.org/0000-0002-4415-7320"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gerald E. Sobelman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, USA#TAB#","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101793752"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18867977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"426","last_page":"429"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7509775161743164},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.684757649898529},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6737664937973022},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5393301248550415},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.528824508190155},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4911920726299286},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45987123250961304},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4582899808883667},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4202965795993805},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4151836335659027},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4042554795742035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3886354863643646},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32943978905677795},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22763648629188538},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13585570454597473},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11506086587905884},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09453800320625305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7509775161743164},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.684757649898529},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6737664937973022},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5393301248550415},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.528824508190155},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4911920726299286},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45987123250961304},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4582899808883667},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4202965795993805},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4151836335659027},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4042554795742035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3886354863643646},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32943978905677795},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22763648629188538},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13585570454597473},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11506086587905884},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09453800320625305},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2115353412","https://openalex.org/W2118734303","https://openalex.org/W2125117492","https://openalex.org/W2132879309","https://openalex.org/W2158150288","https://openalex.org/W2167462168","https://openalex.org/W2341277784","https://openalex.org/W4300188436","https://openalex.org/W6684552272"],"related_works":["https://openalex.org/W2102374550","https://openalex.org/W2047069332","https://openalex.org/W2352157218","https://openalex.org/W4213381250","https://openalex.org/W2806845321","https://openalex.org/W2393084694","https://openalex.org/W2336709242","https://openalex.org/W2581235679","https://openalex.org/W2564521638","https://openalex.org/W2077099355"],"abstract_inverted_index":{"LDPC":[0],"coding":[1],"has":[2,13,45],"attracted":[3],"much":[4],"attention":[5],"due":[6],"to":[7,86,89],"its":[8],"high":[9],"performance,":[10],"and":[11],"it":[12],"been":[14,46],"widely":[15],"used":[16],"in":[17],"telecommunication":[18],"systems.":[19],"This":[20],"paper":[21],"focuses":[22],"on":[23,29],"the":[24,39,63,70,74],"decoder":[25],"hardware":[26],"architecture,":[27],"especially":[28],"memory":[30,66,80],"size":[31],"reduction,":[32],"which":[33],"is":[34],"an":[35],"important":[36],"part":[37],"of":[38,59,77,79],"entire":[40],"area":[41],"cost.":[42],"The":[43],"design":[44],"post-layout":[47],"simulated":[48],"using":[49],"a":[50,56],"UMC":[51],"0.18":[52],"micron":[53],"technology":[54],"at":[55],"clock":[57],"speed":[58],"74":[60],"MHz.":[61],"Using":[62],"proposed":[64],"3-level":[65],"structure":[67],"together":[68],"with":[69],"described":[71],"control":[72],"logic,":[73],"required":[75],"number":[76],"bits":[78],"can":[81],"be":[82],"reduced":[83],"by":[84],"up":[85],"34.9%":[87],"compared":[88],"prior":[90],"approaches.":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}