{"id":"https://openalex.org/W2078279553","doi":"https://doi.org/10.1109/apccas.2010.5774855","title":"A design platform for analog device size sensitivity analysis and visualization","display_name":"A design platform for analog device size sensitivity analysis and visualization","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2078279553","doi":"https://doi.org/10.1109/apccas.2010.5774855","mag":"2078279553"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2010.5774855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086210832","display_name":"Diming Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Diming Ma","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072810436","display_name":"Guoyong Shi","orcid":"https://orcid.org/0000-0002-8655-3487"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoyong Shi","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100644093","display_name":"Alex Pui\u2010Wai Lee","orcid":"https://orcid.org/0000-0002-4120-155X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Alex Lee","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","School of Microelectronics, Shanghai Jiao Tong University, 200240, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086210832"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":2.5978,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.90182418,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.8064345121383667},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6395800113677979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.631960391998291},{"id":"https://openalex.org/keywords/visualization","display_name":"Visualization","score":0.6136069893836975},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5288128852844238},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49700596928596497},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44831517338752747},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2726735472679138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17988282442092896},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1667298674583435},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1219179630279541},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07361149787902832}],"concepts":[{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.8064345121383667},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6395800113677979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.631960391998291},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.6136069893836975},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5288128852844238},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49700596928596497},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44831517338752747},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2726735472679138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17988282442092896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1667298674583435},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1219179630279541},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07361149787902832},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2010.5774855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2010.5774855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1521027360","https://openalex.org/W1936897052","https://openalex.org/W1979106803","https://openalex.org/W1980152127","https://openalex.org/W2050638448","https://openalex.org/W2097913753","https://openalex.org/W2103514638","https://openalex.org/W2127420676","https://openalex.org/W2130915325","https://openalex.org/W2154124883","https://openalex.org/W2154430877","https://openalex.org/W2162080503","https://openalex.org/W2164540960","https://openalex.org/W2493470393","https://openalex.org/W3143189837","https://openalex.org/W4210947991"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2373310108"],"abstract_inverted_index":{"A":[0],"symbolic":[1,48],"calculation":[2],"method":[3],"for":[4,16,29,57],"the":[5,34],"sensitivity":[6],"of":[7,60],"frequency":[8],"response":[9],"to":[10,40],"semiconductor":[11],"device":[12],"sizes":[13],"is":[14],"addressed":[15],"application":[17],"in":[18],"analog":[19,61],"integrated":[20,62],"circuit":[21,35],"design.":[22],"The":[23],"transistor-size-based":[24],"ac-sensitivity":[25,49],"can":[26,52],"be":[27,53],"used":[28],"sizing":[30],"devices":[31],"and":[32,50],"understanding":[33],"behavior.":[36],"Examples":[37],"are":[38],"provided":[39],"demonstrate":[41],"that":[42],"a":[43,54],"design":[44,59],"platform":[45],"supported":[46],"by":[47],"visualization":[51],"helpful":[55],"tool":[56],"computer-aided":[58],"circuit.":[63]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}