{"id":"https://openalex.org/W2144351580","doi":"https://doi.org/10.1109/apccas.2008.4746383","title":"BIST approach for testing configurable logic and memory resources in FPGAs","display_name":"BIST approach for testing configurable logic and memory resources in FPGAs","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2144351580","doi":"https://doi.org/10.1109/apccas.2008.4746383","mag":"2144351580"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746383","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026802483","display_name":"Zhiquan Zhang","orcid":"https://orcid.org/0000-0003-2764-321X"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhiquan Zhang","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","Beijing Microelectron. Tech.Instn. (BMTI), Beijing"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech.Instn. (BMTI), Beijing","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103636162","display_name":"Zhiping Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiping Wen","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","Beijing Microelectron. Tech.Instn. (BMTI), Beijing"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech.Instn. (BMTI), Beijing","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100333516","display_name":"Lei Chen","orcid":"https://orcid.org/0000-0002-8257-5806"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Chen","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","Beijing Microelectron. Tech.Instn. (BMTI), Beijing"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech.Instn. (BMTI), Beijing","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102719463","display_name":"Tao Zhou","orcid":"https://orcid.org/0000-0002-1220-5068"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Zhou","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","Beijing Microelectron. Tech.Instn. (BMTI), Beijing"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech.Instn. (BMTI), Beijing","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100403369","display_name":"Fan Zhang","orcid":"https://orcid.org/0000-0001-5391-2749"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Zhang","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","Beijing Microelectron. Tech.Instn. (BMTI), Beijing"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech.Instn. (BMTI), Beijing","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026802483"],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.12114366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1767","last_page":"1770"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7503039836883545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7147954702377319},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6858286261558533},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5973830819129944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505753755569458},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.493976891040802},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4722385108470917},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.46806326508522034},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44096219539642334},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4281327724456787},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.42219752073287964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41646355390548706},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3294496536254883},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19041407108306885},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10484164953231812},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08148059248924255}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7503039836883545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7147954702377319},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6858286261558533},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5973830819129944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505753755569458},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.493976891040802},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4722385108470917},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.46806326508522034},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44096219539642334},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4281327724456787},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.42219752073287964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41646355390548706},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3294496536254883},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19041407108306885},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10484164953231812},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08148059248924255},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746383","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W32628332","https://openalex.org/W80105990","https://openalex.org/W1524155523","https://openalex.org/W2093467715","https://openalex.org/W2096924029","https://openalex.org/W2099329957","https://openalex.org/W2108942153","https://openalex.org/W2143470198","https://openalex.org/W2152577665","https://openalex.org/W2431792261","https://openalex.org/W2755730660","https://openalex.org/W6603250585","https://openalex.org/W6676017769","https://openalex.org/W6717821426","https://openalex.org/W6744273415"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2109992996","https://openalex.org/W2105165240","https://openalex.org/W3023652529","https://openalex.org/W2071567894","https://openalex.org/W2182398074","https://openalex.org/W2480852620","https://openalex.org/W2167086449","https://openalex.org/W2384363195","https://openalex.org/W2144351580"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"built-in":[4],"self-test":[5],"(BIST)":[6],"approach":[7,46],"for":[8,80,84],"testing":[9],"configurable":[10,27,71],"logic":[11,28,59,81],"and":[12,31,49,52,61,66],"memory":[13,72],"resources":[14,22],"in":[15,37],"Xilinx":[16],"Virtex":[17],"FPGAs":[18],"using":[19,94],"hard-macro.":[20],"The":[21,44],"under":[23],"test":[24,77],"include":[25],"the":[26,58,91],"blocks":[29],"(CLBs)":[30],"block":[32],"random":[33],"access":[34],"memories":[35],"(BRAMs)":[36],"all":[38],"of":[39,42,57,70],"their":[40],"modes":[41],"operation.":[43],"proposed":[45],"completely":[47,62],"detects":[48],"diagnoses":[50],"single":[51],"multiple":[53],"stuck-at":[54],"gate-level":[55],"faults":[56],"resources,":[60],"tests":[63],"any":[64],"address":[65],"data":[67],"bus":[68],"widths":[69],"resources.":[73],"Only":[74],"37":[75],"total":[76],"configurations":[78],"(24":[79],"BIST,":[82],"13":[83],"RAMs":[85],"BIST)":[86],"are":[87],"required":[88],"while":[89],"retrieving":[90],"BIST":[92],"results":[93],"scan":[95],"chain":[96],"method.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}