{"id":"https://openalex.org/W2034113988","doi":"https://doi.org/10.1109/apccas.2008.4746366","title":"A 4GHz direct digital frequency synthesizer utilizing a nonlinear sine-weighted DAC in 90nm CMOS","display_name":"A 4GHz direct digital frequency synthesizer utilizing a nonlinear sine-weighted DAC in 90nm CMOS","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2034113988","doi":"https://doi.org/10.1109/apccas.2008.4746366","mag":"2034113988"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055074104","display_name":"Hong Chang Yeoh","orcid":null},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hong Chang Yeoh","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Chung-Ang University, Seoul, South Korea","Dept. of Electr. & Electron. Eng., Chung-Ang Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Chung-Ang Univ., Seoul","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046877168","display_name":"Kwang\u2010Hyun Baek","orcid":"https://orcid.org/0000-0002-0046-3211"},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Hyun Baek","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Chung-Ang University, Seoul, South Korea","Dept. of Electr. & Electron. Eng., Chung-Ang Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Chung-Ang Univ., Seoul","institution_ids":["https://openalex.org/I67900169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055074104"],"corresponding_institution_ids":["https://openalex.org/I67900169"],"apc_list":null,"apc_paid":null,"fwci":0.4005,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6602146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"1700","last_page":"1703"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9332871437072754},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.72128826379776},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6662868857383728},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6263841986656189},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5771586298942566},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5321673154830933},{"id":"https://openalex.org/keywords/sine-wave","display_name":"Sine wave","score":0.4837391674518585},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42715075612068176},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.42354464530944824},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4184529781341553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30715686082839966},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2928991913795471},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.2823459506034851},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23798349499702454},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.19591748714447021},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1411101222038269}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9332871437072754},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.72128826379776},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6662868857383728},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6263841986656189},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5771586298942566},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5321673154830933},{"id":"https://openalex.org/C66907618","wikidata":"https://www.wikidata.org/wiki/Q207527","display_name":"Sine wave","level":3,"score":0.4837391674518585},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42715075612068176},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.42354464530944824},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4184529781341553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30715686082839966},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2928991913795471},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.2823459506034851},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23798349499702454},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.19591748714447021},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1411101222038269}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1498357040","https://openalex.org/W1900853877","https://openalex.org/W2042056852","https://openalex.org/W2107419754","https://openalex.org/W2119192713","https://openalex.org/W2141492992","https://openalex.org/W2152833366","https://openalex.org/W2163754102","https://openalex.org/W6682560882"],"related_works":["https://openalex.org/W2971803165","https://openalex.org/W1602380896","https://openalex.org/W2150824877","https://openalex.org/W2379408459","https://openalex.org/W2060249269","https://openalex.org/W2370071821","https://openalex.org/W2374832013","https://openalex.org/W2368760151","https://openalex.org/W3021352409","https://openalex.org/W2163754102"],"abstract_inverted_index":{"A":[0],"nonlinear":[1],"sine-weighted":[2],"Digital-to-Analog":[3],"Converter":[4],"(DAC)":[5],"can":[6,34],"significantly":[7],"reduces":[8,40],"the":[9,13,22,27,29,41,45,48,51,56,68,72,109],"power":[10],"consumption":[11],"and":[12,43,86,103,118,131],"complexity":[14],"of":[15,47,59,71,96],"Direct":[16],"Digital":[17],"Frequency":[18],"Synthesizers":[19],"(DDFSs).":[20],"With":[21],"sine":[23,77],"conversion":[24],"implemented":[25],"in":[26,120],"DAC,":[28],"Phase-to-Amplitude":[30],"Mapping":[31],"(PAM)":[32],"stage":[33,53],"be":[35],"totally":[36],"eliminated,":[37],"thus":[38],"drastically":[39],"latency":[42,130],"increases":[44],"speed":[46,57],"DDFS":[49,61,73,125],"as":[50],"PAM":[52],"is":[54],"usually":[55],"bottleneck":[58],"a":[60,75,80,89],"design.":[62],"Utilizing":[63],"quarter":[64],"wave":[65],"mapping":[66],"technique,":[67],"simulated":[69,119],"results":[70],"with":[74],"7-bit":[76],"approximation":[78],"using":[79],"modified":[81],"binary-to-thermometer":[82],"decoder,":[83],"current":[84],"switch":[85],"driver":[87],"achieve":[88],"maximum":[90],"Spurious":[91],"Free":[92],"Dynamic":[93],"Range":[94],"(SFDR)":[95],"53":[97],"dBc":[98,107],"at":[99,115,137],"low":[100],"synthesized":[101],"output":[102],"better":[104],"than":[105],"44":[106],"across":[108],"whole":[110],"Nyquist":[111],"range":[112],"when":[113,135],"clocked":[114],"4GHz.":[116],"Designed":[117],"90nm":[121],"CMOS,":[122],"this":[123],"monolithic":[124],"has":[126],"6":[127],"clock":[128],"cycle":[129],"consumes":[132],"only":[133],"462mW":[134],"operating":[136],"4Gsample/s.":[138]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}