{"id":"https://openalex.org/W2161846472","doi":"https://doi.org/10.1109/apccas.2008.4746289","title":"A top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A","display_name":"A top-down, mixed-level design methodology for CT BP ΔΣ modulator using verilog-A","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2161846472","doi":"https://doi.org/10.1109/apccas.2008.4746289","mag":"2161846472"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111980546","display_name":"Hung-Yuan Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hung-Yuan Chu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030478750","display_name":"Chun\u2010Hung Yang","orcid":"https://orcid.org/0000-0001-6301-1709"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Hung Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084129062","display_name":"Chi-Wai Leng","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Wai Leng","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103450027","display_name":"Chien-Hung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Hung Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111980546"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17949309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"37","issue":null,"first_page":"1390","last_page":"1393"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7983008623123169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48671725392341614},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3304794430732727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19730621576309204},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1548098623752594},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07275357842445374}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7983008623123169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48671725392341614},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3304794430732727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19730621576309204},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1548098623752594},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07275357842445374}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1484582475","https://openalex.org/W1488387777","https://openalex.org/W1548287618","https://openalex.org/W2123278391","https://openalex.org/W2125895915","https://openalex.org/W2146467431"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,74,86,92],"design":[4,18,24],"methodology":[5],"of":[6,50,77,94],"continuous-time":[8],"(CT)":[9],"Band-pass":[10],"(BP)":[11],"\u0394\u03a3":[12,42],"modulator":[13,43,52,65],"which":[14,89],"can":[15],"improve":[16],"the":[17,57],"procedure.":[19],"The":[20,47,64,79],"proposed":[21],"top-down,":[22],"mixedlevel":[23],"platform":[25],"is":[26,53,66,83],"implemented":[27],"under":[28],"Cadence\u2019s":[29],"Spectre":[30],"environment":[31],"using":[32,68],"Verilog-A.":[33],"A":[34],"2":[35],"nd":[38],"order":[39],"CT":[40],"BP":[41],"for":[44,85],"WCDMA":[45],"applications.":[46],"central":[48],"frequency":[49],"this":[51],"at":[54,60],"100MHz":[55],"and":[56],"quantizer":[58],"operates":[59],"400MHz":[61],"clock":[62],"frequency.":[63],"designed":[67],"TSMC":[69],"0.35\u03bcm":[70],"CMOS":[71],"technology":[72],"with":[73],"supply":[75],"voltage":[76],"3.3V.":[78],"simulated":[80],"maximum":[81],"SNDR":[82],"40dB":[84],"3.84MHz":[87],"bandwidth,":[88],"corresponds":[90],"to":[91],"resolution":[93],"6":[95],"bits.":[96]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}