{"id":"https://openalex.org/W2132780050","doi":"https://doi.org/10.1109/apccas.2008.4746271","title":"A CMOS low-dropout regulator with 3.3 μA quiescent current independent of off-chip capacitor","display_name":"A CMOS low-dropout regulator with 3.3 μA quiescent current independent of off-chip capacitor","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2132780050","doi":"https://doi.org/10.1109/apccas.2008.4746271","mag":"2132780050"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100383690","display_name":"Yi Wang","orcid":"https://orcid.org/0000-0002-8023-2586"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yi Wang","raw_affiliation_strings":["Institute of VLSI Design, University of Zhejiang, Hangzhou, China","Inst. of VLSI design, Zhejiang Univ., Hangzhou"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, University of Zhejiang, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088"]},{"raw_affiliation_string":"Inst. of VLSI design, Zhejiang Univ., Hangzhou","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066847783","display_name":"Chuan-Rong Cui","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuanrong Cui","raw_affiliation_strings":["Institute of VLSI Design, University of Zhejiang, Hangzhou, China","Inst. of VLSI design, Zhejiang Univ., Hangzhou"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, University of Zhejiang, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088"]},{"raw_affiliation_string":"Inst. of VLSI design, Zhejiang Univ., Hangzhou","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060239976","display_name":"Wenchao Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenchao Gong","raw_affiliation_strings":["Institute of VLSI Design, University of Zhejiang, Hangzhou, China","Inst. of VLSI design, Zhejiang Univ., Hangzhou"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, University of Zhejiang, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088"]},{"raw_affiliation_string":"Inst. of VLSI design, Zhejiang Univ., Hangzhou","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030798737","display_name":"Zhihua Ning","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Ning","raw_affiliation_strings":["Institute of VLSI Design, University of Zhejiang, Hangzhou, China","Inst. of VLSI design, Zhejiang Univ., Hangzhou"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, University of Zhejiang, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088"]},{"raw_affiliation_string":"Inst. of VLSI design, Zhejiang Univ., Hangzhou","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100649259","display_name":"Lenian He","orcid":"https://orcid.org/0000-0002-1512-1492"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lenian He","raw_affiliation_strings":["Institute of VLSI Design, University of Zhejiang, Hangzhou, China","Inst. of VLSI design, Zhejiang Univ., Hangzhou"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, University of Zhejiang, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088"]},{"raw_affiliation_string":"Inst. of VLSI design, Zhejiang Univ., Hangzhou","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100383690"],"corresponding_institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16703073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"27","issue":null,"first_page":"1320","last_page":"1323"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.7955440282821655},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6770047545433044},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.630035400390625},{"id":"https://openalex.org/keywords/line-regulation","display_name":"Line regulation","score":0.6206902861595154},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.6169335842132568},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5837246179580688},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5616154074668884},{"id":"https://openalex.org/keywords/load-regulation","display_name":"Load regulation","score":0.541271984577179},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5330274105072021},{"id":"https://openalex.org/keywords/frequency-compensation","display_name":"Frequency compensation","score":0.5085333585739136},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.4921383261680603},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4847080707550049},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44850435853004456},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4172406494617462},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.41103723645210266},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.364767849445343},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.36176788806915283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26356515288352966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.21773087978363037},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.07968556880950928},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.06898841261863708}],"concepts":[{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.7955440282821655},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6770047545433044},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.630035400390625},{"id":"https://openalex.org/C2777901765","wikidata":"https://www.wikidata.org/wiki/Q6553328","display_name":"Line regulation","level":5,"score":0.6206902861595154},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.6169335842132568},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5837246179580688},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5616154074668884},{"id":"https://openalex.org/C2776098794","wikidata":"https://www.wikidata.org/wiki/Q6663315","display_name":"Load regulation","level":3,"score":0.541271984577179},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5330274105072021},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.5085333585739136},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.4921383261680603},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4847080707550049},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44850435853004456},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4172406494617462},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.41103723645210266},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.364767849445343},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.36176788806915283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26356515288352966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.21773087978363037},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.07968556880950928},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.06898841261863708},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1992237369","https://openalex.org/W2000276178","https://openalex.org/W2034720635","https://openalex.org/W2125776391","https://openalex.org/W2369595047","https://openalex.org/W3162145534","https://openalex.org/W6633800908","https://openalex.org/W7058078285"],"related_works":["https://openalex.org/W2092068860","https://openalex.org/W3120080380","https://openalex.org/W4362630836","https://openalex.org/W2384836608","https://openalex.org/W2034720635","https://openalex.org/W1657986854","https://openalex.org/W1491265239","https://openalex.org/W4313506851","https://openalex.org/W2737491429","https://openalex.org/W2402061631"],"abstract_inverted_index":{"A":[0],"CMOS":[1],"low-dropout":[2],"regulator":[3],"(LDO)":[4],"with":[5,110],"3.3":[6,104],"V":[7],"output":[8,13],"voltage":[9,69],"and":[10,32,44,60,76],"100":[11,89],"mA":[12,90],"current":[14,86,102],"for":[15],"system-on-chip":[16],"applications":[17],"is":[18,23,79,103,117],"presented.":[19],"The":[20,67,106,114],"proposed":[21,53,115],"LDO":[22,50,54],"independent":[24],"of":[25],"off-chip":[26,64],"capacitor,":[27],"thus":[28],"the":[29,52,100,111],"board":[30],"space":[31],"external":[33],"pins":[34],"are":[35],"reduced.":[36],"By":[37,94],"utilizing":[38],"dynamic":[39],"slew-rate":[40],"enhancement":[41],"(SRE)":[42],"circuit":[43],"nested":[45],"Miller":[46],"compensation":[47],"(NMC)":[48],"on":[49],"structure,":[51],"provides":[55],"high":[56],"stability":[57],"during":[58],"line":[59],"load":[61,65,85],"regulation":[62],"without":[63],"capacitor.":[66],"overshot":[68],"has":[70],"been":[71],"limited":[72],"within":[73],"550":[74],"mV":[75],"settling":[77],"time":[78],"less":[80],"than":[81],"50":[82],"mus":[83],"when":[84],"reducing":[87],"from":[88],"to":[91],"1":[92],"mA.":[93],"using":[95],"30":[96],"nA":[97],"reference":[98],"current,":[99],"quiescent":[101],"muA.":[105],"experiment":[107],"results":[108],"agree":[109],"simulation":[112],"results.":[113],"design":[116],"implemented":[118],"by":[119],"CSMC":[120],"0.5":[121],"mum":[122],"mixed-signal":[123],"process.":[124]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}