{"id":"https://openalex.org/W2165978987","doi":"https://doi.org/10.1109/apccas.2008.4746258","title":"RaceCheck: A race logic audit program for ESL-based soc designs","display_name":"RaceCheck: A race logic audit program for ESL-based soc designs","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2165978987","doi":"https://doi.org/10.1109/apccas.2008.4746258","mag":"2165978987"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038980903","display_name":"Terence Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Terence Chan","raw_affiliation_strings":["Dynetix Design Solutions, Inc., Dublin, CA, USA"],"affiliations":[{"raw_affiliation_string":"Dynetix Design Solutions, Inc., Dublin, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038980903"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.71618884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1268","last_page":"1271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7316445112228394},{"id":"https://openalex.org/keywords/audit","display_name":"Audit","score":0.6059912443161011},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4303259551525116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39845147728919983},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3346032500267029},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3271321654319763},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07514455914497375},{"id":"https://openalex.org/keywords/accounting","display_name":"Accounting","score":0.0652000904083252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7316445112228394},{"id":"https://openalex.org/C199521495","wikidata":"https://www.wikidata.org/wiki/Q181487","display_name":"Audit","level":2,"score":0.6059912443161011},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4303259551525116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39845147728919983},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3346032500267029},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3271321654319763},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07514455914497375},{"id":"https://openalex.org/C121955636","wikidata":"https://www.wikidata.org/wiki/Q4116214","display_name":"Accounting","level":1,"score":0.0652000904083252},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1517412854","https://openalex.org/W2080267935","https://openalex.org/W2124080118","https://openalex.org/W2540764461","https://openalex.org/W4232656078"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1748531671","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106","https://openalex.org/W2901661247","https://openalex.org/W2789349722","https://openalex.org/W4312497944","https://openalex.org/W1984298705","https://openalex.org/W1985308002"],"abstract_inverted_index":{"This":[0,94],"paper":[1,95],"describes":[2,96],"a":[3,20],"new":[4,21,61,132],"version":[5],"of":[6,23,30,47,130],"RaceCheck,":[7],"an":[8],"advanced":[9,118],"static":[10],"and":[11,54,83,100,135],"dynamic":[12],"race":[13,24,69,85,106],"logic":[14,25,70,86,107],"analysis":[15],"program,":[16],"that":[17],"can":[18],"audit":[19,104],"type":[22],"arises":[26],"from":[27],"the":[28,45,97,101,105],"use":[29,46],"inter-process":[31],"communication":[32],"(IPC)":[33],"objects":[34,49,74,99,111],"in":[35,112],"electronic":[36],"system":[37],"level":[38],"(ESL)":[39],"based":[40],"system-on-chip":[41],"(SoC)":[42],"designs.":[43],"As":[44],"IPC":[48,73,98,110],"to":[50,55,62,103,122,125],"synchronize":[51],"concurrent":[52],"processes":[53],"pass":[56],"messages":[57],"among":[58],"them":[59],"is":[60,67],"most":[63],"SoC":[64,81,113,133],"designers,":[65],"it":[66],"expected":[68],"involving":[71,108],"those":[72,109],"will":[75],"also":[76],"be":[77],"common":[78],"on":[79],"large-scale":[80],"circuits,":[82],"these":[84],"are":[87],"not":[88],"audited":[89],"by":[90],"any":[91],"EDA":[92],"tools.":[93],"methods":[102],"circuits.":[114],"RaceCheck":[115],"complements":[116],"other":[117],"design":[119],"verification":[120],"tools":[121],"aid":[123],"users":[124],"achieve":[126],"100%":[127],"functional":[128],"coverage":[129],"their":[131],"products":[134],"time-to-market.":[136]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}