{"id":"https://openalex.org/W2133114103","doi":"https://doi.org/10.1109/apccas.2008.4746256","title":"A scalable distributed memory architecture for Network on Chip","display_name":"A scalable distributed memory architecture for Network on Chip","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2133114103","doi":"https://doi.org/10.1109/apccas.2008.4746256","mag":"2133114103"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101793601","display_name":"Yuang Zhang","orcid":"https://orcid.org/0000-0003-2054-1595"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhang Yuang","raw_affiliation_strings":["Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361096","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-1047-6067"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Li","raw_affiliation_strings":["Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100983711","display_name":"Sheng-guang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Shengguang","raw_affiliation_strings":["Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110329632","display_name":"Dong Lan","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Lan","raw_affiliation_strings":["Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068655051","display_name":"Lou Xiao-xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lou Xiaoxiang","raw_affiliation_strings":["Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103656797","display_name":"Gao Minglun","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gao Minglun","raw_affiliation_strings":["Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Key Laboratory of Advanced Photonic and Electronic Materials, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Key Lab. of Adv. Photonic & Electron. Mater., Nanjing Univ., Nanjing","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101793601"],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.3666,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69356094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1260","last_page":"1263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8510138988494873},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6778250336647034},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6350723505020142},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6051739454269409},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5966213345527649},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5286719799041748},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5115243196487427},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.49262815713882446},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4667910039424896},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.43891647458076477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4003101885318756},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.39388740062713623},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.36544564366340637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26074185967445374},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21168535947799683},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1001773476600647}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8510138988494873},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6778250336647034},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6350723505020142},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6051739454269409},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5966213345527649},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5286719799041748},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5115243196487427},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.49262815713882446},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4667910039424896},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.43891647458076477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4003101885318756},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.39388740062713623},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.36544564366340637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26074185967445374},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21168535947799683},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1001773476600647},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W149226439","https://openalex.org/W1548168045","https://openalex.org/W2114915204","https://openalex.org/W2145596990","https://openalex.org/W2150007674","https://openalex.org/W2158431367","https://openalex.org/W2169370580","https://openalex.org/W4253638730"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W1933089384","https://openalex.org/W2604972926","https://openalex.org/W2353073543","https://openalex.org/W2353146130","https://openalex.org/W2150064838","https://openalex.org/W3151393245","https://openalex.org/W233533876"],"abstract_inverted_index":{"Besides":[0],"processors,":[1],"DSPs":[2],"and":[3,49,69,83],"other":[4],"IP":[5],"blocks,":[6],"Network":[7],"on":[8,20],"Chip":[9],"(NoC)":[10],"also":[11],"integrates":[12],"lots":[13],"of":[14,19,53,60],"memories.":[15],"However,":[16],"the":[17,47,50,65,70,76],"research":[18],"chip":[21],"memory":[22,41],"subsystem":[23],"for":[24,43],"NoC":[25,44],"has":[26],"not":[27],"been":[28],"undertaken":[29],"thoroughly.":[30],"In":[31],"this":[32,54],"paper,":[33],"a":[34],"distributed":[35],"None":[36],"Uniform":[37],"Memory":[38],"Access":[39],"(NUMA)":[40],"architecture":[42,78],"is":[45],"developed;":[46],"performance":[48],"programming":[51,86],"mode":[52],"system":[55],"are":[56,63],"discussed.":[57],"Two":[58],"kinds":[59],"parallel":[61],"algorithms":[62],"implemented,":[64],"pipelined":[66],"matrix":[67],"multiplication":[68],"full-parallel":[71],"FFT.":[72],"Simulation":[73],"results":[74],"verify":[75],"proposed":[77],"can":[79],"achieve":[80],"high":[81],"parallelism":[82],"provide":[84],"flexible":[85],"scheme.":[87]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}