{"id":"https://openalex.org/W2146977045","doi":"https://doi.org/10.1109/apccas.2008.4746232","title":"A self-timing switch-driving register by precharge-evaluate logic for high-speed SAR ADCs","display_name":"A self-timing switch-driving register by precharge-evaluate logic for high-speed SAR ADCs","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2146977045","doi":"https://doi.org/10.1109/apccas.2008.4746232","mag":"2146977045"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090544537","display_name":"U-Fat Chio","orcid":"https://orcid.org/0000-0001-5846-1844"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"U-Fat Chio","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102122138","display_name":"He-Gong Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"He-Gong Wei","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071933088","display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-8298-3244"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110250625","display_name":"U Seng-Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Seng-Pan U","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"R.P. Martins","raw_affiliation_strings":["Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao"],"affiliations":[{"raw_affiliation_string":"Analog and Mixed Signal VLSI Laboratory, Faculty of Science and Technology, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Analog & Mixed-Signal VLSI Lab., Univ. of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5090544537"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77729838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1164","last_page":"1167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8170709609985352},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6974016427993774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6936203241348267},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4899660646915436},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46619266271591187},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46059808135032654},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4452812373638153},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.43385568261146545},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.41577771306037903},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4009953737258911},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3394094705581665},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31184709072113037},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2614918649196625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14820697903633118},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14418357610702515},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11275732517242432}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8170709609985352},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6974016427993774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6936203241348267},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4899660646915436},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46619266271591187},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46059808135032654},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4452812373638153},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.43385568261146545},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.41577771306037903},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4009953737258911},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3394094705581665},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31184709072113037},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2614918649196625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14820697903633118},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14418357610702515},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11275732517242432},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2009915056","https://openalex.org/W2070653196","https://openalex.org/W2077839561","https://openalex.org/W2082979872","https://openalex.org/W2110880033","https://openalex.org/W2127384894","https://openalex.org/W2154979280","https://openalex.org/W2161493898","https://openalex.org/W6676599623"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W2368405386","https://openalex.org/W1977749038","https://openalex.org/W2082979872","https://openalex.org/W1641489184","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W4312326809","https://openalex.org/W2039630794"],"abstract_inverted_index":{"Novel":[0],"self-timing":[1],"switch-driving":[2],"registers":[3],"for":[4],"high-speed":[5],"Successive":[6],"Approximation":[7],"Register":[8],"(SAR)":[9],"ADC":[10,28,65],"is":[11,49,75],"proposed.":[12],"This":[13],"circuit":[14],"can":[15],"provide":[16],"fast":[17],"charging":[18],"path":[19],"from":[20,42],"comparator":[21],"output":[22,45],"to":[23,44],"DAC":[24],"array":[25],"of":[26,46],"SAR":[27,64],"and":[29],"store":[30],"the":[31,47,62],"comparison":[32],"results":[33],"simultaneously":[34],"at":[35],"each":[36],"approximation":[37],"bit-cycle.":[38],"The":[39],"propagation":[40],"delay":[41],"input":[43],"register":[48],"about":[50],"60ps":[51],"only":[52],"in":[53],"a":[54],"90nm":[55],"CMOS":[56],"process.":[57],"By":[58],"using":[59],"this":[60],"technique,":[61],"5-bit":[63],"achieves":[66],"30.3dB":[67],"SNDR":[68],"with":[69],"285MS/s":[70],"high":[71],"sampling-rate,":[72],"power":[73],"consumption":[74],"10.5mW.":[76]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}