{"id":"https://openalex.org/W2125134092","doi":"https://doi.org/10.1109/apccas.2008.4746211","title":"Low-jitter PLL by interpolate compensation","display_name":"Low-jitter PLL by interpolate compensation","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2125134092","doi":"https://doi.org/10.1109/apccas.2008.4746211","mag":"2125134092"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023042853","display_name":"Yutaka Nakanishi","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yutaka Nakanishi","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101561218","display_name":"Fuminori Kobayashi","orcid":"https://orcid.org/0000-0002-9581-4001"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Fuminori Kobayashi","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065586383","display_name":"Hitoshi Kondoh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hitoshi Kondoh","raw_affiliation_strings":["System LSI, Inc., Japan"],"affiliations":[{"raw_affiliation_string":"System LSI, Inc., Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023042853"],"corresponding_institution_ids":["https://openalex.org/I207014233"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73718014,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1078","last_page":"1081"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9542367458343506},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9471644163131714},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.6656173467636108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6284822225570679},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6210656762123108},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46976351737976074},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.419875830411911},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4165664613246918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4145393669605255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19062307476997375},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14844918251037598},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08914804458618164},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08531537652015686},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07848602533340454}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9542367458343506},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9471644163131714},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.6656173467636108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6284822225570679},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6210656762123108},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46976351737976074},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.419875830411911},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4165664613246918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4145393669605255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19062307476997375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14844918251037598},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08914804458618164},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08531537652015686},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07848602533340454},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2028212572","https://openalex.org/W2119289737","https://openalex.org/W2128488436","https://openalex.org/W2138115812","https://openalex.org/W2150064591","https://openalex.org/W6657648511","https://openalex.org/W6682391748"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2139484866","https://openalex.org/W2188779191","https://openalex.org/W3134930219","https://openalex.org/W2967785526","https://openalex.org/W188830667","https://openalex.org/W1994021281","https://openalex.org/W2976219355"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,56],"reduce":[3],"jitters,":[4],"vital":[5],"characteristics":[6],"in":[7,69,80,83],"some":[8],"PLL":[9,12,21,27],"applications,":[10],"a":[11,40,66,70,76],"with":[13,48],"compensator":[14],"and":[15,73],"interpolative":[16],"loop":[17],"is":[18,63],"proposed.":[19],"This":[20],"improves":[22],"the":[23,32,36,54],"problem":[24],"that":[25],"conventional":[26],"cannot":[28],"detect":[29],"jitters":[30,44],"at":[31],"time":[33],"other":[34],"than":[35],"reference":[37],"input.":[38],"AS":[39],"result,":[41],"it":[42],"reduces":[43],"as":[45,59,75],"frequency":[46],"synthesizers":[47],"high":[49],"multiplication":[50],"ratios.":[51],"We":[52],"tailored":[53],"circuit":[55],"improve":[57],"responsiveness,":[58],"well.":[60],"The":[61],"effectiveness":[62],"verified":[64],"on":[65],"prototype":[67],"implemented":[68],"Cyclone":[71],"FPGA,":[72],"experiments":[74],"mutiply-by-50":[77],"synthesizer":[78],"results":[79],"30-fold":[81],"reduction":[82],"two":[84],"jitter":[85],"measures.":[86]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}