{"id":"https://openalex.org/W2164808972","doi":"https://doi.org/10.1109/apccas.2008.4746189","title":"An FPGA architecture for real-time polyphase 2D FIR double-trapezoidal plane-wave filters","display_name":"An FPGA architecture for real-time polyphase 2D FIR double-trapezoidal plane-wave filters","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2164808972","doi":"https://doi.org/10.1109/apccas.2008.4746189","mag":"2164808972"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063673747","display_name":"Thushara Gunaratne","orcid":"https://orcid.org/0000-0001-6636-1296"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Thushara K. Gunaratne","raw_affiliation_strings":["Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, Calgary, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064035420","display_name":"Arjuna Madanayake","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"H.L.P. Arjuna Madanayake","raw_affiliation_strings":["Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, Calgary, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111429082","display_name":"L.T. Bruton","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Len T. Bruton","raw_affiliation_strings":["Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, Calgary, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063673747"],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.3744,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67782766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"984","last_page":"987"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10860","display_name":"Speech and Audio Processing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/polyphase-system","display_name":"Polyphase system","score":0.7976688742637634},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7194123268127441},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7177760004997253},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6054197549819946},{"id":"https://openalex.org/keywords/beamforming","display_name":"Beamforming","score":0.5324640870094299},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5128872394561768},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4887518882751465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46638157963752747},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.44568267464637756},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.43739375472068787},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.42311370372772217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21958941221237183},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2098691761493683},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1963731050491333},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1553398072719574},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.105009526014328}],"concepts":[{"id":"https://openalex.org/C96157337","wikidata":"https://www.wikidata.org/wiki/Q391639","display_name":"Polyphase system","level":2,"score":0.7976688742637634},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7194123268127441},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7177760004997253},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6054197549819946},{"id":"https://openalex.org/C54197355","wikidata":"https://www.wikidata.org/wiki/Q5782992","display_name":"Beamforming","level":2,"score":0.5324640870094299},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5128872394561768},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4887518882751465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46638157963752747},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.44568267464637756},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.43739375472068787},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.42311370372772217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21958941221237183},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2098691761493683},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1963731050491333},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1553398072719574},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.105009526014328},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6100000143051147,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W1490682838","https://openalex.org/W1506809288","https://openalex.org/W1536252645","https://openalex.org/W2166054752","https://openalex.org/W2167288972","https://openalex.org/W4248511430"],"related_works":["https://openalex.org/W2084441690","https://openalex.org/W3119395483","https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W1606981643","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W4387951306","https://openalex.org/W2062932566"],"abstract_inverted_index":{"An":[0],"architecture":[1],"is":[2,43,63],"proposed":[3],"for":[4,20,45,65],"the":[5,67,71,74],"real-time":[6,22],"hardware":[7,58],"implementation":[8,33],"of":[9,24,34,37,73],"beamforming":[10,23],"polyphase":[11],"2D":[12],"FIR":[13],"double-trapezoidal":[14],"filters.":[15],"Such":[16],"filters":[17],"are":[18],"useful":[19],"high-throughput":[21],"temporally-broadband":[25],"band-pass":[26],"spatio-temporal":[27],"(ST)":[28],"plane-waves":[29],"(PWs).":[30],"The":[31],"single-chip":[32],"a":[35,46,61],"cluster":[36],"identical":[38],"prototype":[39],"building":[40],"block":[41],"circuits":[42],"described":[44,64],"Xilinx":[47],"Virtex-4":[48],"Stimes35":[49],"ff668-10":[50],"FPGA":[51],"chip":[52],"and":[53],"tested":[54],"using":[55],"on-chip":[56],"stepped":[57],"co-simulation.":[59],"Also,":[60],"method":[62],"minimizing":[66],"signal":[68],"distortion":[69],"at":[70],"output":[72],"beamformer":[75],"due":[76],"to":[77],"finite":[78],"wordlength":[79],"effects.":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}