{"id":"https://openalex.org/W2166650605","doi":"https://doi.org/10.1109/apccas.2008.4746185","title":"A CMOS adiabatic inverter operating with a single clock power supply to reduce non-adiabatic loss","display_name":"A CMOS adiabatic inverter operating with a single clock power supply to reduce non-adiabatic loss","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2166650605","doi":"https://doi.org/10.1109/apccas.2008.4746185","mag":"2166650605"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002557940","display_name":"Juan A. Montiel\u2013Nelson","orcid":"https://orcid.org/0000-0003-4323-8097"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan A. Montiel-Nelson","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004862330","display_name":"Saeid Nooshabadi","orcid":"https://orcid.org/0000-0001-8596-1350"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Saeid Nooshabadi","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101891908","display_name":"Jos\u00e9 C. Garc\u00eda","orcid":"https://orcid.org/0000-0003-3907-5141"},"institutions":[{"id":"https://openalex.org/I39534123","display_name":"Gwangju Institute of Science and Technology","ror":"https://ror.org/024kbgz78","country_code":"KR","type":"education","lineage":["https://openalex.org/I39534123"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jose C. Garcia","raw_affiliation_strings":["Department of Information and Communication, Gwangju Inst. of Science and Technology (GIST), Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information and Communication, Gwangju Inst. of Science and Technology (GIST), Republic of Korea","institution_ids":["https://openalex.org/I39534123"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17490903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"33","issue":null,"first_page":"968","last_page":"971"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.8193958401679993},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7972136735916138},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7730578184127808},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.7477046251296997},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.524039089679718},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4687744677066803},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.45536014437675476},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45262572169303894},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4480562210083008},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3398011028766632},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32634252309799194},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3153018057346344},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16451382637023926},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.1133301854133606},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0687694251537323},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.06308746337890625}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.8193958401679993},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7972136735916138},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7730578184127808},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.7477046251296997},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.524039089679718},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4687744677066803},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.45536014437675476},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45262572169303894},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4480562210083008},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3398011028766632},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32634252309799194},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3153018057346344},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16451382637023926},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.1133301854133606},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0687694251537323},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.06308746337890625},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2033609308","https://openalex.org/W2048335133","https://openalex.org/W2059568891","https://openalex.org/W2077950526","https://openalex.org/W2095773928","https://openalex.org/W2103013623","https://openalex.org/W2127074586","https://openalex.org/W2132365597","https://openalex.org/W2141941194","https://openalex.org/W2143239041","https://openalex.org/W2149548477","https://openalex.org/W2158727005","https://openalex.org/W2169721199","https://openalex.org/W2170191597","https://openalex.org/W2540972939","https://openalex.org/W2546134624","https://openalex.org/W4229944205","https://openalex.org/W6674426621","https://openalex.org/W6682170967"],"related_works":["https://openalex.org/W2121481186","https://openalex.org/W2390275299","https://openalex.org/W2364223523","https://openalex.org/W4247821566","https://openalex.org/W2158727005","https://openalex.org/W1543526270","https://openalex.org/W2350477494","https://openalex.org/W2168725518","https://openalex.org/W2140167834","https://openalex.org/W2537345777"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,36,45,53],"design":[4],"of":[5,52],"a":[6,22,28,67],"low":[7],"energy":[8],"CMOS":[9,31],"adiabatic":[10,47],"inverter":[11,65],"(Ib-driver).":[12],"The":[13],"proposed":[14],"Ib-driver":[15,41],"structure":[16],"uses":[17],"complementary":[18],"input,":[19],"output":[20],"and":[21],"dual-rail":[23],"structure.":[24],"When":[25],"implemented":[26],"on":[27],"0.13":[29],"mum":[30],"1.2":[32],"V":[33],"technology,":[34],"under":[35],"large":[37],"capacitive":[38,72],"loading":[39],"condition,":[40],"performs":[42],"better":[43],"than":[44],"reference":[46],"circuit":[48],"(sk-driver)":[49],"in":[50],"terms":[51],"energy-delay":[54],"product":[55],"(21%),":[56],"with":[57],"active":[58],"area":[59],"which":[60],"is":[61],"(34%)":[62],"lower.":[63],"Proposed":[64],"has":[66],"full":[68],"swing":[69],"for":[70],"high":[71],"loads":[73],"(20":[74],"pF).":[75]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}