{"id":"https://openalex.org/W2114101282","doi":"https://doi.org/10.1109/apccas.2008.4746128","title":"FPGA-based embedded system design","display_name":"FPGA-based embedded system design","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2114101282","doi":"https://doi.org/10.1109/apccas.2008.4746128","mag":"2114101282"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014712849","display_name":"Fuming Sun","orcid":"https://orcid.org/0000-0003-3932-2712"},"institutions":[{"id":"https://openalex.org/I92403157","display_name":"University of Science and Technology Beijing","ror":"https://ror.org/02egmk993","country_code":"CN","type":"education","lineage":["https://openalex.org/I92403157"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fuming Sun","raw_affiliation_strings":["School of Information Engineering, University of Science and Technology, Beijing, China","School of Information Engineering, University of Science and Technology Beijing"],"affiliations":[{"raw_affiliation_string":"School of Information Engineering, University of Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I92403157"]},{"raw_affiliation_string":"School of Information Engineering, University of Science and Technology Beijing","institution_ids":["https://openalex.org/I92403157"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394444","display_name":"Xiaoying Li","orcid":"https://orcid.org/0000-0002-3635-1270"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoying Li","raw_affiliation_strings":["Cadence Beijing R and D Center, China","Cadence Beijing R&D Center, Beijing"],"affiliations":[{"raw_affiliation_string":"Cadence Beijing R and D Center, China","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Beijing R&D Center, Beijing","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100725058","display_name":"Qin Wang","orcid":"https://orcid.org/0000-0001-7081-6580"},"institutions":[{"id":"https://openalex.org/I92403157","display_name":"University of Science and Technology Beijing","ror":"https://ror.org/02egmk993","country_code":"CN","type":"education","lineage":["https://openalex.org/I92403157"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qin Wang","raw_affiliation_strings":["School of Information Engineering, University of Science and Technology, Beijing, China","School of Information Engineering, University of Science and Technology Beijing"],"affiliations":[{"raw_affiliation_string":"School of Information Engineering, University of Science and Technology, Beijing, China","institution_ids":["https://openalex.org/I92403157"]},{"raw_affiliation_string":"School of Information Engineering, University of Science and Technology Beijing","institution_ids":["https://openalex.org/I92403157"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067015301","display_name":"Chunlin Tang","orcid":"https://orcid.org/0000-0002-5740-4036"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunlin Tang","raw_affiliation_strings":["College of Electronic Engineering, University of Electronic Science and Technology, Chengdu, China","Coll. of Electron. Eng., Univ. of Electron. Sci. & Technol. of China, Chengdu"],"affiliations":[{"raw_affiliation_string":"College of Electronic Engineering, University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"Coll. of Electron. Eng., Univ. of Electron. Sci. & Technol. of China, Chengdu","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014712849"],"corresponding_institution_ids":["https://openalex.org/I92403157"],"apc_list":null,"apc_paid":null,"fwci":1.733,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86311935,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"733","last_page":"736"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9616000056266785,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8295997381210327},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.758082389831543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7030165195465088},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6449600458145142},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5870983600616455},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5674455761909485},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5663450360298157},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4761797785758972},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.45727187395095825},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.44827720522880554},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44479674100875854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4439792037010193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4058414697647095},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22127574682235718},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18474683165550232},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18363967537879944},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09674376249313354}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8295997381210327},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.758082389831543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7030165195465088},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6449600458145142},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5870983600616455},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5674455761909485},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5663450360298157},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4761797785758972},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.45727187395095825},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.44827720522880554},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44479674100875854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4439792037010193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4058414697647095},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22127574682235718},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18474683165550232},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18363967537879944},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09674376249313354},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W597502782","https://openalex.org/W1540202708"],"related_works":["https://openalex.org/W2388040150","https://openalex.org/W2535403365","https://openalex.org/W4230718388","https://openalex.org/W3147061323","https://openalex.org/W1486911645","https://openalex.org/W2118796996","https://openalex.org/W2002682434","https://openalex.org/W2102117846","https://openalex.org/W2481546399","https://openalex.org/W2387024331"],"abstract_inverted_index":{"Since":[0],"the":[1,6,31,46],"latest":[2],"IC":[3],"technology":[4],"supports":[5],"integration":[7],"of":[8,33,42],"soft":[9],"or":[10],"hard":[11],"CPU":[12],"cores":[13,60],"with":[14],"dedicated":[15],"logic":[16],"on":[17],"a":[18,39,73,86],"single":[19],"silicon":[20],"chip,":[21],"it":[22],"leads":[23],"FPGA":[24],"into":[25],"embedded":[26,43,54,63],"system":[27,44,55],"design":[28,34,68,87],"and":[29,45,61,72,80],"arouses":[30],"innovation":[32],"methodology.":[35],"In":[36],"this":[37],"paper,":[38],"general":[40],"introduction":[41],"FPGA-based":[47,53],"SOPC":[48],"development":[49],"are":[50],"discussed.":[51],"The":[52,66],"can":[56],"contain":[57],"microprocessor":[58],"IP":[59],"support":[62],"operating":[64],"system.":[65],"mixed":[67],"flow":[69],"is":[70,83],"illustrated":[71],"data":[74],"transmitting/receiving":[75],"converter":[76],"between":[77],"serial":[78],"port":[79],"network":[81],"interface":[82],"taken":[84],"as":[85],"example.":[88]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}