{"id":"https://openalex.org/W2158328244","doi":"https://doi.org/10.1109/apccas.2008.4746089","title":"HW/SW co-simulation platforms for VLSI design","display_name":"HW/SW co-simulation platforms for VLSI design","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2158328244","doi":"https://doi.org/10.1109/apccas.2008.4746089","mag":"2158328244"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102950103","display_name":"Xiang Ling","orcid":"https://orcid.org/0000-0002-2012-8795"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiang Ling","raw_affiliation_strings":["National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100622013","display_name":"Zhongqi Li","orcid":"https://orcid.org/0000-0002-7910-7278"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongqi Li","raw_affiliation_strings":["National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032433883","display_name":"Jianhao Hu","orcid":"https://orcid.org/0000-0003-1380-5513"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianhao Hu","raw_affiliation_strings":["National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111542951","display_name":"Shihong Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shihong Wu","raw_affiliation_strings":["National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"National Communication Laboratory, University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102950103"],"corresponding_institution_ids":["https://openalex.org/I150229711"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13025865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"578","last_page":"581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6933977603912354},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6810654401779175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6525112986564636},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6204116344451904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6195839047431946},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5875357389450073},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5727376937866211},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5227049589157104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3297904133796692},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13423481583595276}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6933977603912354},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6810654401779175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6525112986564636},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6204116344451904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6195839047431946},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5875357389450073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5727376937866211},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5227049589157104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3297904133796692},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13423481583595276}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1515992493","https://openalex.org/W2110612653","https://openalex.org/W2163033792","https://openalex.org/W2546244340","https://openalex.org/W6630812800"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2993910401","https://openalex.org/W1967938402","https://openalex.org/W2134640991","https://openalex.org/W2386041993","https://openalex.org/W3027318491","https://openalex.org/W1608572506","https://openalex.org/W101478184","https://openalex.org/W1986774039"],"abstract_inverted_index":{"Hardware/software":[0],"co-simulation":[1,10,25,74],"integrates":[2],"software":[3,109],"simulation":[4,7],"and":[5,15,86,123,129,133,144],"hardware":[6,42,54],"simultaneously.":[8],"HW/SW":[9,73],"platforms":[11,26,140],"can":[12],"facilitate":[13],"debugging":[14],"verification":[16],"for":[17,96,146],"VLSI":[18,39,147],"design.":[19,148],"In":[20],"this":[21],"paper,":[22],"two":[23],"hardware/software":[24],"are":[27,59,137,141],"proposed.":[28],"The":[29,41,68,114],"first":[30],"solution":[31,70],"is":[32,49,101,117],"a":[33,52,65,103,106,130],"large-scale":[34],"platform":[35],"which":[36,126],"supports":[37],"complex":[38],"co-simulation.":[40,80],"part":[43],"of":[44],"design":[45],"under":[46],"test":[47],"(DUT)":[48],"executed":[50],"on":[51,61,112,119],"real":[53],"sub-system.":[55],"And":[56],"stimuli":[57],"signals":[58],"imposed":[60],"the":[62,127],"DUT":[63,128],"in":[64,125],"parallel":[66],"style.":[67],"second":[69],"enhances":[71],"traditional":[72],"mechanism":[75],"by":[76],"supporting":[77],"Ethernet-based":[78],"remote":[79,87,115],"Two":[81],"interconnected":[82],"subsystems,":[83],"local":[84],"subsystem":[85,100,116],"subsystem,":[88],"communicate":[89],"with":[90,108],"each":[91],"other":[92],"through":[93],"TCP/IP":[94],"protocol":[95],"data":[97],"transmission.":[98],"Local":[99],"typically":[102],"workstation":[104],"or":[105],"computer":[107],"environment":[110],"running":[111],"it.":[113],"implemented":[118],"an":[120],"embedded":[121],"processor":[122],"FPGAs,":[124],"stimulus":[131],"generator":[132],"response":[134],"capturer":[135],"module":[136],"integrated.":[138],"These":[139],"proved":[142],"flexible":[143],"efficient":[145]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}