{"id":"https://openalex.org/W2023660425","doi":"https://doi.org/10.1109/apccas.2008.4746081","title":"A CMOS 434/868 MHz FSK/OOK transmitter with integrated fractional-N PLL","display_name":"A CMOS 434/868 MHz FSK/OOK transmitter with integrated fractional-N PLL","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2023660425","doi":"https://doi.org/10.1109/apccas.2008.4746081","mag":"2023660425"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106408036","display_name":"Feng Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Feng Zhao","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007104709","display_name":"Xiaoping Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoping Gao","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050677000","display_name":"Huajiang Zhang","orcid":"https://orcid.org/0000-0002-6481-4922"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huajiang Zhang","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109580776","display_name":"Kangmin Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kangmin Hu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012736275","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0002-7414-5654"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai#TAB#","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5106408036"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08173314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"39","issue":null,"first_page":"546","last_page":"549"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7962435483932495},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7005429863929749},{"id":"https://openalex.org/keywords/frequency-shift-keying","display_name":"Frequency-shift keying","score":0.6962496042251587},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6840513348579407},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6631407737731934},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6425695419311523},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6414809226989746},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6347726583480835},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.587637186050415},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5812461972236633},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5265244245529175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48114073276519775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32594698667526245},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22893214225769043},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.18882212042808533},{"id":"https://openalex.org/keywords/demodulation","display_name":"Demodulation","score":0.13029265403747559}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7962435483932495},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7005429863929749},{"id":"https://openalex.org/C163996819","wikidata":"https://www.wikidata.org/wiki/Q1166054","display_name":"Frequency-shift keying","level":4,"score":0.6962496042251587},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6840513348579407},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6631407737731934},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6425695419311523},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6414809226989746},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6347726583480835},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.587637186050415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5812461972236633},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5265244245529175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48114073276519775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32594698667526245},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22893214225769043},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.18882212042808533},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.13029265403747559}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W655052658","https://openalex.org/W1492984241","https://openalex.org/W1524171012","https://openalex.org/W1566916904","https://openalex.org/W1602657462","https://openalex.org/W1647572132","https://openalex.org/W1982686915","https://openalex.org/W2014006946","https://openalex.org/W2024145830","https://openalex.org/W2085307869","https://openalex.org/W2099801150","https://openalex.org/W2112970255","https://openalex.org/W2142775357"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W2540766993","https://openalex.org/W2086169776","https://openalex.org/W4242529045","https://openalex.org/W2911266525","https://openalex.org/W1970939492","https://openalex.org/W2022376709","https://openalex.org/W2370714826","https://openalex.org/W2370071821"],"abstract_inverted_index":{"A":[0,33,50],"434/868":[1],"MHz":[2],"FSK/OOK":[3],"transmitter":[4,98,134],"with":[5,37,85,124],"integrated":[6,16,57],"PLL":[7,19,137],"is":[8,22,43,56,99,116,122],"reported.":[9],"Direct":[10],"digital":[11],"modulation":[12],"of":[13,96],"a":[14],"fully":[15],"\u03a3-\u0394":[17],"fractional-N":[18],"frequency":[20,27],"synthesizer":[21],"used":[23,44],"to":[24,45,58],"ensure":[25],"fine":[26],"resolution":[28],"and":[29,64,77,82,104,138],"low":[30,62,65],"phase":[31,73],"noise.":[32],"wideband":[34],"VCO":[35],"together":[36],"an":[38],"Adaptive":[39],"Frequency":[40],"Calibration":[41],"(AFC)":[42],"cover":[46],"the":[47,60,72,97,105],"desired":[48],"bands.":[49],"differential-to-single":[51],"output":[52,94],"programmable":[53],"power":[54,95,109,139],"amplifier":[55,140],"make":[59],"chip":[61,121],"cost":[63],"power.":[66],"The":[67,92,120,129],"measurement":[68],"results":[69],"show":[70],"that":[71],"noise":[74],"are":[75],"-76dBc/Hz":[76],"-131dBc/Hz":[78],"at":[79,88,144],"10-kHz":[80],"offset":[81,84],"3-MHz":[83],"carrier":[86],"centered":[87],"868":[89],"MHz,":[90],"respectively.":[91],"peak":[93],"3.5dBm":[100],"on":[101],"50-\u03a9":[102],"load":[103],"measured":[106],"adjacent":[107],"channel":[108,115],"ratio":[110],"(ACPR)":[111],"for":[112],"100":[113],"kHz":[114],"less":[117],"than":[118],"-50-dBc.":[119],"fabricated":[123],"0.35-\u03bcm":[125],"RF":[126],"CMOS":[127],"process.":[128],"2-mm":[130],"<sup":[131],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[132],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[133],"IC":[135],"including":[136],"(PA)":[141],"consumes":[142],"87.6mW":[143],"3V":[145],"voltage":[146],"supply.":[147]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}