{"id":"https://openalex.org/W2149104130","doi":"https://doi.org/10.1109/apccas.2008.4746033","title":"A design method for skew tolerant latch design","display_name":"A design method for skew tolerant latch design","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2149104130","doi":"https://doi.org/10.1109/apccas.2008.4746033","mag":"2149104130"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4746033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101880152","display_name":"Yuichi Nakamura","orcid":"https://orcid.org/0000-0001-5103-7194"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yuichi Nakamura","raw_affiliation_strings":["NEC Corporation Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101880152"],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16010442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e87 a","issue":null,"first_page":"356","last_page":"359"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.783289909362793},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6497805118560791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6098402738571167},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5401841998100281},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.536740243434906},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49820852279663086},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4758703112602234},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4713560938835144},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.470688134431839},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4591353237628937},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.43764370679855347},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4235343933105469},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4213709235191345},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.3718353509902954},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3658210039138794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2365148663520813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20513740181922913},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13981986045837402}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.783289909362793},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6497805118560791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6098402738571167},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5401841998100281},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.536740243434906},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49820852279663086},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4758703112602234},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4713560938835144},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.470688134431839},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4591353237628937},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.43764370679855347},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4235343933105469},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4213709235191345},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.3718353509902954},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3658210039138794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2365148663520813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20513740181922913},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13981986045837402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4746033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4746033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W131348761","https://openalex.org/W161930826","https://openalex.org/W1519254088","https://openalex.org/W1528889423","https://openalex.org/W1603472614","https://openalex.org/W2009625126","https://openalex.org/W2066408410","https://openalex.org/W2117287327","https://openalex.org/W2117917202","https://openalex.org/W2142213725","https://openalex.org/W2168908441","https://openalex.org/W2169468042","https://openalex.org/W4232852482","https://openalex.org/W6631727344","https://openalex.org/W6635704190","https://openalex.org/W6677309269"],"related_works":["https://openalex.org/W2003180247","https://openalex.org/W2116514610","https://openalex.org/W2144282137","https://openalex.org/W2032549010","https://openalex.org/W2391115906","https://openalex.org/W1514283284","https://openalex.org/W2127379989","https://openalex.org/W2117814846","https://openalex.org/W2112814021","https://openalex.org/W4233168990"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,15,39,50,82,95,99,104,130,141,164,170],"new":[4,131,142],"design":[5,10,24,56,60,68,77,87,135],"method":[6,124,136,162],"for":[7,137],"skew-tolerant":[8],"latch":[9,67,86,102,143],"(STLD)":[11],"and":[12,103,108,132],"evaluation":[13],"on":[14,53,163],"commercial":[16],"chip":[17],"design.":[18],"The":[19,146],"conventional":[20],"edge-triggered":[21],"flip-flop":[22],"(FF)":[23],"methods":[25,69],"using":[26,159],"clock":[27,41,46,54,120],"synchronization":[28],"are":[29,43,112],"very":[30,126],"practical,":[31],"since":[32],"only":[33],"the":[34,58,63,160],"timing":[35,153],"constraints":[36],"defined":[37],"by":[38,94,158],"given":[40],"frequency":[42,55],"optimized.":[44],"However,":[45],"skew":[47,121],"that":[48,139,150],"has":[49],"strong":[51],"influence":[52],"prevents":[57],"FF":[59,91],"because":[61],"of":[62,84,97],"variations.":[64],"Thus,":[65],"level-triggered":[66,85],"have":[70],"been":[71],"proposed":[72,161],"as":[73],"alternatives":[74],"to":[75],"FF-based":[76],"methods.":[78],"An":[79],"STLD":[80,117,138],"is":[81,92,125],"kind":[83],"in":[88,169],"which":[89],"an":[90],"replaced":[93],"pair":[96],"latches:":[98],"low-level":[100],"triggered":[101,106],"high-level":[105],"latch,":[107],"these":[109],"two":[110],"latches":[111],"moved":[113],"after":[114],"replacement.":[115],"Although":[116],"can":[118],"improve":[119],"problems,":[122],"this":[123],"complicated.":[127],"We":[128],"propose":[129],"more":[133],"general":[134],"uses":[140],"moving":[144],"method.":[145],"experimental":[147],"results":[148],"indicated":[149],"about":[151],"6000":[152],"violation":[154],"points":[155],"were":[156],"improved":[157],"100KGate":[165],"circuit":[166],"without":[167],"resulting":[168],"large":[171],"penalty":[172],"area.":[173]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}