{"id":"https://openalex.org/W2171029404","doi":"https://doi.org/10.1109/apccas.2008.4745978","title":"1.5-V 10-Ms/s 8-bit Pipeline ADC in 0.13 μm CMOS using metal fringe capacitor","display_name":"1.5-V 10-Ms/s 8-bit Pipeline ADC in 0.13 μm CMOS using metal fringe capacitor","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2171029404","doi":"https://doi.org/10.1109/apccas.2008.4745978","mag":"2171029404"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2008.4745978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4745978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088435176","display_name":"Fuding Ge","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fuding Ge","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097038526","display_name":"Scot Kellar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scot Kellar","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027570420","display_name":"B.L. Thomas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Thomas","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1881667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"133","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.804767370223999},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7136795520782471},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.6806653141975403},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6772083044052124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.550193190574646},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.522777259349823},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5097929835319519},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4766615033149719},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.44626304507255554},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3901427090167999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.30816665291786194},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2928990125656128},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27878403663635254}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.804767370223999},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7136795520782471},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.6806653141975403},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6772083044052124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.550193190574646},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.522777259349823},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5097929835319519},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4766615033149719},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.44626304507255554},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3901427090167999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.30816665291786194},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2928990125656128},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27878403663635254},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2008.4745978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2008.4745978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1594101521","https://openalex.org/W1972150182","https://openalex.org/W1981756115","https://openalex.org/W1998284495","https://openalex.org/W2012907767","https://openalex.org/W2071761885","https://openalex.org/W2097559264","https://openalex.org/W2099432139","https://openalex.org/W2123776947","https://openalex.org/W2135915657","https://openalex.org/W2154943408"],"related_works":["https://openalex.org/W2028124978","https://openalex.org/W4240289822","https://openalex.org/W2201999020","https://openalex.org/W2392493659","https://openalex.org/W3143808432","https://openalex.org/W4389935338","https://openalex.org/W2135972557","https://openalex.org/W2737108051","https://openalex.org/W2546877268","https://openalex.org/W2114042879"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3],"design":[4],"and":[5,63,78,96],"measured":[6],"results":[7],"of":[8,75,80,87,100],"a":[9,29,45,59,64,73,84,91,97],"1.5-V":[10],"10-Ms/s":[11],"8-bit":[12],"pipeline":[13],"ADC":[14,39],"in":[15,26],"0.13":[16],"\u03bcm":[17,102],"CMOS":[18],"technology.":[19],"Since":[20],"there":[21],"is":[22],"no":[23],"MiM-cap":[24],"available":[25],"this":[27],"process,":[28],"specially":[30],"designed":[31],"metal":[32],"fringe":[33],"cap":[34],"was":[35],"used":[36],"instead.":[37],"The":[38],"can":[40],"digitalize":[41],"multi-channel":[42],"signals":[43],"through":[44,58],"timing-multiplexing":[46],"scheme.":[47],"It":[48,71],"has":[49],"rail-to-rail":[50,60],"full":[51],"scale":[52],"analog":[53],"input":[54],"signal":[55,68],"range":[56],"capability":[57],"unity-gain":[61],"buffer":[62],"single-":[65],"to":[66],"differential-ended":[67],"tranfomation":[69],"stage.":[70],"achieves":[72],"DNL":[74],"+0.46/\u22120.39":[76],"LSB":[77,82],"INL":[79],"+0.62/\u22120.44":[81],"with":[83],"power":[85,94],"dissipation":[86],"3.75":[88],"mW":[89],"from":[90],"single":[92],"1.5V":[93],"supply":[95],"silicon":[98],"area":[99],"600":[101],"\u00d7":[103],"1000":[104],"\u03bcm.":[105]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}