{"id":"https://openalex.org/W1558651267","doi":"https://doi.org/10.1109/apccas.2002.1115273","title":"An analog CMOS rank-order extractor with O(N) complexity using maximum/winner-take-all circuit","display_name":"An analog CMOS rank-order extractor with O(N) complexity using maximum/winner-take-all circuit","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1558651267","doi":"https://doi.org/10.1109/apccas.2002.1115273","mag":"1558651267"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1115273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1115273","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034155422","display_name":"Yu Cherng Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Y.C. Hung","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","National Cheng-Kung University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091318209","display_name":"Bin Da Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"B.D. Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034155422"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13810484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"8","first_page":"389","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/extractor","display_name":"Extractor","score":0.7180131673812866},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6908267736434937},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6041489839553833},{"id":"https://openalex.org/keywords/rank","display_name":"Rank (graph theory)","score":0.5801659822463989},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.4901514947414398},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.475101113319397},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4205017685890198},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.4150136709213257},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3998599350452423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3248554766178131},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31007036566734314},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2840757369995117},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2324047088623047},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.07206058502197266}],"concepts":[{"id":"https://openalex.org/C117978034","wikidata":"https://www.wikidata.org/wiki/Q5422192","display_name":"Extractor","level":2,"score":0.7180131673812866},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6908267736434937},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6041489839553833},{"id":"https://openalex.org/C164226766","wikidata":"https://www.wikidata.org/wiki/Q7293202","display_name":"Rank (graph theory)","level":2,"score":0.5801659822463989},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.4901514947414398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.475101113319397},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4205017685890198},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.4150136709213257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3998599350452423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3248554766178131},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31007036566734314},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2840757369995117},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2324047088623047},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.07206058502197266},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/apccas.2002.1115273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1115273","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},{"id":"mag:1558651267","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2040294597","https://openalex.org/W2101927907","https://openalex.org/W2112906478","https://openalex.org/W2139016795"],"related_works":["https://openalex.org/W2070308078","https://openalex.org/W1542147482","https://openalex.org/W170863601","https://openalex.org/W2131391548","https://openalex.org/W1594497546","https://openalex.org/W2018642663","https://openalex.org/W1982687132","https://openalex.org/W2134053827","https://openalex.org/W1967390843","https://openalex.org/W2135868795","https://openalex.org/W2536373137","https://openalex.org/W2022756205","https://openalex.org/W2118980087","https://openalex.org/W2085318004","https://openalex.org/W2126320230","https://openalex.org/W2015594713","https://openalex.org/W837864275","https://openalex.org/W1599503238","https://openalex.org/W2182913757","https://openalex.org/W2085671259"],"abstract_inverted_index":{"Design":[0],"of":[1,27,65,74],"a":[2,58],"new":[3],"analog":[4],"rank-order":[5,45,83],"extractor":[6],"with":[7],"input":[8,28,87],"expandable":[9],"capability":[10],"is":[11,19,31,77,90,103],"described.":[12],"An":[13,52],"extraction":[14],"for":[15,33,44,81,107],"rth":[16,24],"rank":[17],"order":[18],"defined":[20],"by":[21],"identifying":[22],"the":[23,49,71,86,101],"largest":[25],"magnitude":[26],"variables,":[29],"which":[30],"useful":[32],"fuzzy":[34],"controllers":[35],"and":[36,99],"artificial":[37],"neural":[38],"networks.":[39],"The":[40,63],"proposed":[41],"two-side":[42],"search":[43],"finding":[46],"greatly":[47],"improves":[48],"response":[50,72],"time.":[51],"experimental":[53],"chip":[54],"was":[55],"fabricated":[56],"using":[57],"0.5-/spl":[59],"mu/m":[60],"CMOS":[61],"technology.":[62],"results":[64],"HSPICE":[66],"post-layout":[67],"simulation":[68],"show":[69],"that":[70,85,100],"time":[73],"this":[75],"circuit":[76],"approximately":[78],"700":[79],"ns":[80],"each":[82],"operation,":[84],"dynamic":[88],"range":[89],"about":[91],"5":[92],"/spl":[93,97,105],"mu/A":[94,106],"to":[95],"30":[96],"mu/A,":[98],"resolution":[102],"1":[104],"3.3":[108],"V":[109],"supply":[110],"voltage.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}