{"id":"https://openalex.org/W1869721837","doi":"https://doi.org/10.1109/apccas.2002.1115250","title":"Gate speed improvement at minimal power dissipation","display_name":"Gate speed improvement at minimal power dissipation","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1869721837","doi":"https://doi.org/10.1109/apccas.2002.1115250","mag":"1869721837"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1115250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1115250","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015351510","display_name":"Philippe Maurine","orcid":"https://orcid.org/0000-0002-9706-5710"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"P. Maurine","raw_affiliation_strings":["Universite de Montpellier II, Montpellier, France","LIRMM, Universit\u00e9 de Montpellier II, France#TAB#"],"affiliations":[{"raw_affiliation_string":"Universite de Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307"]},{"raw_affiliation_string":"LIRMM, Universit\u00e9 de Montpellier II, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009776655","display_name":"Xavier Michel","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"X. Michel","raw_affiliation_strings":["Universite de Montpellier II, Montpellier, France","LIRMM, Universit\u00e9 de Montpellier II, France#TAB#"],"affiliations":[{"raw_affiliation_string":"Universite de Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307"]},{"raw_affiliation_string":"LIRMM, Universit\u00e9 de Montpellier II, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108376202","display_name":"Nadine Az\u00e9mard","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Azemard","raw_affiliation_strings":["Universite de Montpellier II, Montpellier, France","LIRMM, Universit\u00e9 de Montpellier II, France#TAB#"],"affiliations":[{"raw_affiliation_string":"Universite de Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307"]},{"raw_affiliation_string":"LIRMM, Universit\u00e9 de Montpellier II, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107268061","display_name":"D. Auvergne","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Auvergne","raw_affiliation_strings":["Universite de Montpellier II, Montpellier, France","LIRMM, Universit\u00e9 de Montpellier II, France#TAB#"],"affiliations":[{"raw_affiliation_string":"Universite de Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307"]},{"raw_affiliation_string":"LIRMM, Universit\u00e9 de Montpellier II, France#TAB#","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015351510"],"corresponding_institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14389127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"325","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.75215744972229},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.7426175475120544},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7165563106536865},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6251797676086426},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6059445738792419},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5765042304992676},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5650100111961365},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5333148837089539},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48507729172706604},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4802037477493286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47463545203208923},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45035940408706665},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44309675693511963},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4430878162384033},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35354721546173096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34938228130340576},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.25128835439682007},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16989177465438843},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1312137246131897}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.75215744972229},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.7426175475120544},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7165563106536865},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6251797676086426},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6059445738792419},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5765042304992676},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5650100111961365},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5333148837089539},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48507729172706604},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4802037477493286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47463545203208923},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45035940408706665},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44309675693511963},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4430878162384033},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35354721546173096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34938228130340576},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25128835439682007},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16989177465438843},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1312137246131897},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/apccas.2002.1115250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1115250","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00239453v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239453","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"APPCAS: Asia-Pacific Conference on Circuits and Systems, Oct 2002, Denpasar, Bali, pp.278-282","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W61072085","https://openalex.org/W1593480491","https://openalex.org/W1633471522","https://openalex.org/W2071693325","https://openalex.org/W2108695529","https://openalex.org/W2111824743","https://openalex.org/W2121190917","https://openalex.org/W2123597521","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2135250302","https://openalex.org/W2166243422","https://openalex.org/W2174953611","https://openalex.org/W6602472416","https://openalex.org/W7073597305"],"related_works":["https://openalex.org/W2152533674","https://openalex.org/W2114346412","https://openalex.org/W2155174752","https://openalex.org/W1513412524","https://openalex.org/W1593138522","https://openalex.org/W1553855433","https://openalex.org/W1828408332","https://openalex.org/W2082591327","https://openalex.org/W1601832081","https://openalex.org/W2159448561"],"abstract_inverted_index":{"We":[0],"introduce":[1],"a":[2,57,70],"new":[3],"gate":[4,31],"sizing":[5,32,64],"rule":[6],"for":[7],"significantly":[8],"improving":[9],"the":[10,27,42,48],"speed":[11],"performance":[12],"of":[13,29,41,47],"static":[14],"logic":[15,86],"paths":[16],"designed":[17],"in":[18],"submicron":[19],"CMOS":[20,61],"technology.":[21],"This":[22,63],"methodology":[23,65],"is":[24,35,66],"based":[25],"on":[26,56],"definition":[28],"local":[30],"criterion.":[33],"It":[34],"directly":[36],"deduced":[37],"from":[38],"analytical":[39],"models":[40],"output":[43],"transition":[44],"time":[45],"and":[46],"short":[49],"circuit":[50],"power":[51,72],"dissipation,":[52],"which":[53],"are":[54],"validated":[55],"0.18":[58],"/spl":[59],"mu/m":[60],"process.":[62],"shown":[67],"to":[68,84],"offer":[69],"low":[71],"implementation":[73],"alternative":[74],"that":[75],"can":[76],"be":[77],"used":[78],"as":[79],"an":[80],"initial":[81],"solution,":[82],"prior":[83],"any":[85],"path":[87],"optimization.":[88]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}