{"id":"https://openalex.org/W1513412524","doi":"https://doi.org/10.1109/apccas.2002.1115008","title":"Multiple bulk input differential logic","display_name":"Multiple bulk input differential logic","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1513412524","doi":"https://doi.org/10.1109/apccas.2002.1115008","mag":"1513412524"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1115008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1115008","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102846488","display_name":"Hongyi Huang","orcid":"https://orcid.org/0000-0003-3220-8722"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hong-Yi Huang","raw_affiliation_strings":["Department of Electronic Engineering, Fu-Jen University, Taipei, Taiwan","Dept. of Electron. Eng., Fu-Jen Univ., Hsinchung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Fu-Jen University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Fu-Jen Univ., Hsinchung, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069069395","display_name":"Jing-Fu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Fu Lin","raw_affiliation_strings":["Department of Electronic Engineering, Fu-Jen University, Taipei, Taiwan","Dept. of Electron. Eng., Fu-Jen Univ., Hsinchung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Fu-Jen University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Fu-Jen Univ., Hsinchung, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102846488"],"corresponding_institution_ids":["https://openalex.org/I114150738"],"apc_list":null,"apc_paid":null,"fwci":1.0258,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67943548,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"461","last_page":"464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6948254704475403},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6626772880554199},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6612398028373718},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.6297890543937683},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6066461801528931},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.6012135744094849},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5938572287559509},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.584442138671875},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5800777077674866},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.561022937297821},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5461696982383728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5322646498680115},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43743741512298584},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4286941885948181},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4214571714401245},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3991340100765228},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3457137942314148},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27403444051742554},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21388134360313416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18714109063148499},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.18460550904273987},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15074554085731506},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06489101052284241}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6948254704475403},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6626772880554199},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6612398028373718},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.6297890543937683},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6066461801528931},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.6012135744094849},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5938572287559509},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.584442138671875},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5800777077674866},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.561022937297821},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5461696982383728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5322646498680115},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43743741512298584},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4286941885948181},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4214571714401245},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3991340100765228},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3457137942314148},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27403444051742554},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21388134360313416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18714109063148499},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.18460550904273987},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15074554085731506},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06489101052284241},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2002.1115008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1115008","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515833048","https://openalex.org/W1902052742","https://openalex.org/W2000260960","https://openalex.org/W2017716268","https://openalex.org/W2027852725","https://openalex.org/W2052622532","https://openalex.org/W2085156654","https://openalex.org/W2148446588","https://openalex.org/W2150090234","https://openalex.org/W2157612014","https://openalex.org/W2171908844"],"related_works":["https://openalex.org/W2114869156","https://openalex.org/W2108396794","https://openalex.org/W1513412524","https://openalex.org/W1981243998","https://openalex.org/W2350960814","https://openalex.org/W2082591327","https://openalex.org/W1593138522","https://openalex.org/W2580743037","https://openalex.org/W2037265027","https://openalex.org/W3160515409"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3,45],"multiple":[4],"bulk":[5,20],"input":[6,24],"differential":[7,72],"logic":[8,29,73],"(MBIDL)":[9],"is":[10,16,57],"presented.":[11],"A":[12],"multiple-input":[13],"boost":[14],"circuit":[15],"employed":[17],"to":[18,26,69],"the":[19,23,28,60,70],"terminal":[21],"of":[22,47],"device":[25],"improve":[27],"design":[30],"flexibility.":[31],"Logic":[32],"gates":[33],"with":[34],"complex":[35],"functions":[36],"can":[37,43],"be":[38],"easily":[39],"designed.":[40],"The":[41],"MBIDL":[42,61],"generate":[44],"pair":[46],"complementary":[48],"full-swing":[49],"output":[50],"signals":[51],"without":[52],"DC":[53],"power":[54,66],"dissipation.":[55],"It":[56],"shown":[58],"that":[59],"has":[62],"better":[63],"speed":[64],"and":[65],"performance":[67],"compared":[68],"conventional":[71],"circuits.":[74]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}